The-OpenROAD-Project-Attic / ioPlacer
IO and Pin Placer for Floorplan-Placement Subflow
☆22Updated 4 years ago
Alternatives and similar repositories for ioPlacer:
Users that are interested in ioPlacer are comparing it to the libraries listed below
- Open Source Detailed Placement engine☆11Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 5 years ago
- Si2 LEF parser☆9Updated 4 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- ☆14Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- Power grid analysis☆19Updated 4 years ago
- Benchmarks for Yosys development☆23Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- ☆29Updated 4 years ago
- ☆23Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 9 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆41Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- ☆22Updated 4 years ago
- Open Source Detailed Placement engine☆36Updated 5 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Annealing-based PCB placement tool☆35Updated 4 years ago
- DATC RDF☆49Updated 4 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Delay Calculation ToolKit☆27Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago