The-OpenROAD-Project-Attic / ioPlacerLinks
IO and Pin Placer for Floorplan-Placement Subflow
☆22Updated 5 years ago
Alternatives and similar repositories for ioPlacer
Users that are interested in ioPlacer are comparing it to the libraries listed below
Sorting:
- Open Source Detailed Placement engine☆12Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Qrouter detail router for digital ASIC designs☆56Updated 4 months ago
- Macro placement tool for OpenROAD flow☆23Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- UCSD Detailed Router☆90Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Coriolis VLSI EDA Tool (LIP6)☆69Updated last month
- ☆15Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Collection of test cases for Yosys☆18Updated 3 years ago
- Annealing-based PCB placement tool☆40Updated 5 years ago
- FPGA tool performance profiling☆102Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 9 months ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆34Updated 2 years ago
- ☆82Updated last week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- ☆33Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆64Updated 3 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆57Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago