The-OpenROAD-Project-Attic / ioPlacerView external linksLinks
IO and Pin Placer for Floorplan-Placement Subflow
☆23Aug 11, 2020Updated 5 years ago
Alternatives and similar repositories for ioPlacer
Users that are interested in ioPlacer are comparing it to the libraries listed below
Sorting:
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 5 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Dec 16, 2020Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- ☆36Jul 23, 2020Updated 5 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- ☆24Dec 16, 2020Updated 5 years ago
- ☆16Jul 16, 2020Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated last week
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- Logic synthesis and ABC based optimization☆52Feb 6, 2026Updated last week
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- GEOS KERNAL v2.0 - commented source code for GEOS 2.0 C64 with cleanups and optimizations☆15Aug 9, 2016Updated 9 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆17Apr 6, 2022Updated 3 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- ☆18Jun 17, 2020Updated 5 years ago
- OpenSTA engine☆551Updated this week
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 5 years ago
- Power grid analysis☆20Aug 5, 2020Updated 5 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- ☆115Feb 2, 2021Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆128Feb 3, 2026Updated last week
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Oct 27, 2022Updated 3 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- ☆99Updated this week