The-OpenROAD-Project / KicadParser
☆13Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for KicadParser
- ☆14Updated 4 years ago
- ☆24Updated 4 years ago
- Open Source Detailed Placement engine☆11Updated 4 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 4 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆11Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆17Updated 5 years ago
- Annealing-based PCB placement tool☆32Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- Macro placement tool for OpenROAD flow☆21Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- Delay Calculation ToolKit☆26Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆39Updated 4 years ago
- ☆19Updated 3 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆27Updated 3 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆51Updated 2 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆24Updated 3 years ago
- UCSD Detailed Router☆79Updated 3 years ago
- Builds, flow and designs for the alpha release☆53Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆56Updated last month
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆32Updated last year
- Benchmarks for Yosys development☆22Updated 4 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆55Updated 5 months ago
- Gate-level timing estimation toolkit☆17Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- This library is a low level parser for the GDSII file format.☆31Updated 7 years ago
- Database and Tool Framework for EDA☆103Updated 3 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆12Updated 4 years ago
- Power grid analysis☆17Updated 4 years ago
- VLSI EDA Global Router☆68Updated 6 years ago