The-OpenROAD-Project / KicadParserLinks
☆16Updated 5 years ago
Alternatives and similar repositories for KicadParser
Users that are interested in KicadParser are comparing it to the libraries listed below
Sorting:
- ☆16Updated 5 years ago
- ☆34Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Macro placement tool for OpenROAD flow☆23Updated 5 years ago
- Open Source Detailed Placement engine☆12Updated 5 years ago
- Annealing-based PCB placement tool☆40Updated 5 years ago
- UCSD Detailed Router☆91Updated 4 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆13Updated 6 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Database and Tool Framework for EDA☆118Updated 4 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- Power grid analysis☆19Updated 5 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- GPU-based logic synthesis tool☆90Updated 2 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆35Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Gate-level timing estimation toolkit☆25Updated 3 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago