☆16Jul 16, 2020Updated 5 years ago
Alternatives and similar repositories for KicadParser
Users that are interested in KicadParser are comparing it to the libraries listed below
Sorting:
- ☆35Jul 23, 2020Updated 5 years ago
- ☆18Jun 17, 2020Updated 5 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- Annealing-based PCB placement tool☆40May 26, 2020Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- ☆24Dec 16, 2020Updated 5 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Implementation of Multiobjective Tree-structured Parzen Estimator☆15Mar 19, 2024Updated last year
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Power grid analysis☆20Aug 5, 2020Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- ☆23Aug 11, 2020Updated 5 years ago
- Logic synthesis and ABC based optimization☆52Feb 6, 2026Updated 3 weeks ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 2 weeks ago
- ☆30May 8, 2025Updated 9 months ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆24Aug 13, 2020Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆32Feb 22, 2021Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆192May 19, 2025Updated 9 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Dec 16, 2020Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Feb 25, 2022Updated 4 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41May 29, 2025Updated 9 months ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- This is a simple implementation of Saavedra-Barrera's paper SAAVEDRA-BARRERA R H. CPU Performance Evaluation and Execution Time Predictio…☆10Nov 23, 2021Updated 4 years ago
- ☆44May 18, 2024Updated last year
- Tools to analyze files of the video-game "Futurama" (2003)☆13Jul 24, 2019Updated 6 years ago
- Yao's Garbled Circuits (Java/AES)☆10Dec 9, 2013Updated 12 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- ☆11Oct 28, 2021Updated 4 years ago