The-OpenROAD-Project / yosysLinks
Logic synthesis and ABC based optimization
☆49Updated 3 weeks ago
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆181Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated last week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆157Updated 3 years ago
- ☆178Updated 4 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- Introductory course into static timing analysis (STA).☆96Updated last month
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆161Updated 2 years ago
- ☆78Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆154Updated last month
- A Standalone Structural Verilog Parser☆96Updated 3 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆162Updated 2 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆171Updated 8 months ago
- ☆105Updated 5 years ago
- IDEA project source files☆107Updated 8 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆73Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆47Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆285Updated 2 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated 2 weeks ago
- ideas and eda software for vlsi design☆50Updated last week
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- ☆81Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆220Updated this week