The-OpenROAD-Project / yosysLinks
Logic synthesis and ABC based optimization
☆50Updated 2 weeks ago
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆269Updated last week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆178Updated 4 years ago
- ☆201Updated 7 months ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- ☆44Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆106Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- ☆90Updated this week
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- IDEA project source files☆108Updated last week
- ☆47Updated last year
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆136Updated 5 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆192Updated last month
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago