Logic synthesis and ABC based optimization
☆60Sep 9, 2026Updated last month
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenROAD users should look at this repository first for instructions on getting started☆103Apr 3, 2021Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 6 years ago
- ☆29Dec 16, 2020Updated 5 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The source code that empowers OpenROAD Cloud☆15Jun 29, 2020Updated 6 years ago
- ☆17Jul 16, 2020Updated 6 years ago
- ☆15Jan 11, 2024Updated 2 years ago
- OpenSTA engine☆625Sep 28, 2026Updated last week
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆62Aug 7, 2022Updated 4 years ago
- Annealing-based PCB placement tool☆44May 26, 2020Updated 6 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,162Updated this week
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 6 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆759Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆21Aug 20, 2019Updated 7 years ago
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆62Aug 10, 2020Updated 6 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,964Mar 25, 2026Updated 6 months ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆42Jul 6, 2023Updated 3 years ago
- 5级流水线MIPS-lite微系统（北京工业大学计组课设）☆10Oct 1, 2021Updated 5 years ago
- A Standalone Structural Verilog Parser☆96Mar 31, 2022Updated 4 years ago
- Extended and external tests for Verilator testing☆19Updated this week
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- ☆26Jul 16, 2026Updated 2 months ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 7 years ago
- Routing Visualization for Physical Design☆22Dec 24, 2018Updated 7 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- Unofficial nextpnr WebAssembly packages☆17Mar 11, 2026Updated 7 months ago
- Yosys Open SYnthesis Suite☆4,796Updated this week
- "High density" digital standard cells for SKY130 provided by SkyWater.☆28Feb 22, 2023Updated 3 years ago
- The UVM written in Python☆18Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- KLayout technology files for FreePDK45☆25Jun 12, 2021Updated 5 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆237Oct 26, 2024Updated last year
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 4 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Aug 8, 2022Updated 4 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- The programming runtime and interfaces for ARENA.☆14Sep 14, 2021Updated 5 years ago
- Data Science Foundations: Python Scientific Stack☆11Jun 2, 2022Updated 4 years ago