The-OpenROAD-Project / yosysLinks
Logic synthesis and ABC based optimization
☆49Updated last week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆184Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆263Updated 2 weeks ago
- ☆171Updated 4 years ago
- Introductory course into static timing analysis (STA).☆97Updated 2 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆292Updated 4 months ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆156Updated 2 months ago
- ☆187Updated 6 months ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 weeks ago
- ☆84Updated this week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- IDEA project source files☆108Updated last month
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆106Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆163Updated 2 years ago
- ☆44Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 9 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆99Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆105Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆76Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated this week
- ideas and eda software for vlsi design☆50Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆224Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆137Updated 3 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last month
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated 4 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year