The-OpenROAD-Project / yosys

Related projects: ⓘ

• The-OpenROAD-Project / asap7
  ☆76Updated 2 months ago
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆137Updated 4 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆93Updated 2 weeks ago
• The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRST
  OpenROAD users should look at this repository first for instructions on getting started
  ☆101Updated 3 years ago
• akilm / Physical-Design
  Physical Design Flow from RTL to GDS using Opensource tools.
  ☆75Updated 3 years ago
• The-OpenROAD-Project / OpenROAD-flow
  ☆66Updated this week
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆79Updated 2 years ago
• ncsu-eda / FreePDK3
  ☆108Updated 3 years ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆130Updated 3 months ago
• bojackchen / digital-flow
  This is a tutorial on standard digital design flow
  ☆71Updated 3 years ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆223Updated last month
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆45Updated last year
• efabless / mpw_precheck
  ☆35Updated this week
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆131Updated 3 weeks ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆95Updated last week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆84Updated 4 months ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆53Updated 3 months ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆253Updated this week
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆136Updated last year
• pkuzjx / eda-collection
  ☆95Updated 4 years ago
• chipsalliance / aib-phy-generator
  AIB Generator: Analog hardware compiler for AIB PHY
  ☆28Updated 4 years ago
• cuhk-eda / ripple-fpga
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆87Updated 4 years ago
• parallaxsw / OpenSTA
  ☆35Updated last week
• FPGA-Research-Manchester / FABulous
  Fabric generator and CAD tools
  ☆147Updated this week
• vaughnbetz / COFFE
  ☆38Updated this week
• aolofsson / POSH
  ☆37Updated 4 years ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆44Updated 4 years ago
• The-OpenROAD-Project / asap7-old
  ☆208Updated this week
• cornell-brg / pymtl3-net
  Project repo for the POSH on-chip network generator
  ☆41Updated last year
• ShonTaware / SRAM_SKY130
  Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
  ☆57Updated 3 years ago