Logic synthesis and ABC based optimization
☆52Feb 6, 2026Updated 3 weeks ago
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- OpenROAD users should look at this repository first for instructions on getting started☆101Apr 3, 2021Updated 4 years ago
- ☆24Dec 16, 2020Updated 5 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- ☆16Jul 16, 2020Updated 5 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- OpenSTA engine☆552Updated this week
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- Annealing-based PCB placement tool☆40May 26, 2020Updated 5 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,450Updated this week
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆575Updated this week
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- ☆35Jul 23, 2020Updated 5 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- The UVM written in Python☆17Dec 26, 2025Updated 2 months ago
- ☆18Jun 17, 2020Updated 5 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆23Feb 22, 2023Updated 3 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- Power grid analysis☆20Aug 5, 2020Updated 5 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- ☆24Jul 2, 2024Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- RISC-V port of LLVM Linker☆24Aug 3, 2018Updated 7 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- KLayout technology files for FreePDK45☆23Jun 12, 2021Updated 4 years ago