The-OpenROAD-Project / yosysLinks
Logic synthesis and ABC based optimization
☆50Updated last week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆187Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆267Updated last month
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆194Updated 6 months ago
- ☆174Updated 4 years ago
- Introductory course into static timing analysis (STA).☆97Updated 3 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆110Updated 4 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- ☆105Updated 5 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆163Updated 2 years ago
- IDEA project source files☆109Updated last month
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 10 months ago
- ☆88Updated this week
- RISC-V Verification Interface☆107Updated last week
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- ☆83Updated 2 years ago
- ☆44Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated this week
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago