The-OpenROAD-Project / yosysLinks
Logic synthesis and ABC based optimization
☆49Updated 2 weeks ago
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆102Updated 4 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- IDEA project source files☆106Updated 6 months ago
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- ☆165Updated 2 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- ☆44Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- ☆146Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- ☆105Updated 5 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- ☆70Updated this week
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Open source process design kit for 28nm open process☆56Updated last year
- ☆25Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆83Updated 9 months ago
- ☆31Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆44Updated 5 years ago