☆27Apr 24, 2021Updated 5 years ago
Alternatives and similar repositories for librecell
Users that are interested in librecell are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Mar 22, 2022Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆70Apr 4, 2022Updated 4 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆21Oct 22, 2026Updated last week
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆16Oct 6, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆61Apr 8, 2024Updated 2 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- 📸 ADCs for faster image sensors☆13Oct 22, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated 2 weeks ago
- ☆17Feb 5, 2026Updated 8 months ago
- LibreSilicon's Standard Cell Library Generator☆25Aug 22, 2026Updated 2 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆34May 24, 2025Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆70Sep 22, 2026Updated last month
- Characterizer☆39Aug 26, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16May 18, 2024Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆94Oct 18, 2026Updated last week
- ☆44May 8, 2025Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆28Jul 12, 2023Updated 3 years ago
- ☆22Apr 19, 2024Updated 2 years ago
- Parasitic Extraction for KLayout☆47Updated this week
- UCSD Detailed Router☆100Jan 5, 2021Updated 5 years ago
- Copyleftist's Standard Cell Library☆107May 2, 2024Updated 2 years ago
- ☆21Sep 14, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A package for converting IC layout (OASIS/GDS2) into 3D formats such as .GLB/glTF2.0, to load to the web.☆10Aug 8, 2023Updated 3 years ago
- ☆22Oct 5, 2024Updated 2 years ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆28Mar 29, 2021Updated 5 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆54May 29, 2025Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆83Oct 16, 2026Updated last week
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆356Sep 30, 2026Updated 3 weeks ago
- Revolution EDA repository, an integrated schematic to GDS design environment for custom integrated circuits☆83Oct 18, 2026Updated last week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆76Sep 22, 2026Updated last month
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆31Feb 24, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 4 years ago
- Reinforcement learning assisted analog layout design flow.☆33Jun 17, 2024Updated 2 years ago
- An innovative Verilog-A compiler - reloaded☆53Updated this week
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.☆13Jun 24, 2023Updated 3 years ago
- Python port of xsection script for KLayout☆19Oct 1, 2026Updated 3 weeks ago
- design and verification of asynchronous circuits☆52Oct 19, 2026Updated last week