☆27Apr 24, 2021Updated 5 years ago
Alternatives and similar repositories for librecell
Users that are interested in librecell are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- ☆15Mar 22, 2022Updated 4 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆68Apr 4, 2022Updated 4 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆20Nov 1, 2022Updated 3 years ago
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆16Oct 6, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆60Apr 8, 2024Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆32May 24, 2025Updated last year
- LibreSilicon's Standard Cell Library Generator☆22Aug 22, 2026Updated 3 weeks ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- ☆16May 18, 2024Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆28Jul 12, 2023Updated 3 years ago
- Characterizer☆39Aug 26, 2026Updated 3 weeks ago
- ☆22Oct 5, 2024Updated last year
- UCSD Detailed Router☆100Jan 5, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆353Jan 5, 2026Updated 8 months ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆28Feb 24, 2026Updated 6 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆82Updated this week
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.☆13Jun 24, 2023Updated 3 years ago
- Copyleftist's Standard Cell Library☆105May 2, 2024Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆93Aug 28, 2026Updated 3 weeks ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated last year
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆26Nov 7, 2024Updated last year
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- ☆42May 8, 2025Updated last year
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- ☆391Updated this week
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- ☆17Feb 5, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CUGR, VLSI Global Routing Tool Developed by CUHK☆157Feb 27, 2023Updated 3 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆136Apr 23, 2023Updated 3 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 3 years ago
- Computer architecture project : Cache simulator with LRU replacement policy☆12Jul 27, 2021Updated 5 years ago
- ☆12Feb 15, 2024Updated 2 years ago