☆26Apr 24, 2021Updated 5 years ago
Alternatives and similar repositories for librecell
Users that are interested in librecell are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Apr 4, 2022Updated 4 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆20Nov 1, 2022Updated 3 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- LibreSilicon's Standard Cell Library Generator☆22Jun 7, 2026Updated 3 weeks ago
- ☆57Apr 8, 2024Updated 2 years ago
- ☆17May 18, 2024Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆26Jul 12, 2023Updated 2 years ago
- Characterizer☆37May 26, 2026Updated last month
- ☆21Oct 5, 2024Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆80Jun 20, 2026Updated last week
- ☆40May 8, 2025Updated last year
- UCSD Detailed Router☆98Jan 5, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆340Jan 5, 2026Updated 5 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- Coriolis VLSI EDA Tool (LIP6)☆89Jun 17, 2026Updated last week
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.☆13Jun 24, 2023Updated 3 years ago
- Copyleftist's Standard Cell Library☆103May 2, 2024Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated 11 months ago
- ☆47Mar 2, 2023Updated 3 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆26Nov 7, 2024Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated last year
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 4 months ago
- ☆366Updated this week
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆133Apr 23, 2023Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆149Feb 27, 2023Updated 3 years ago
- ☆49May 18, 2024Updated 2 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- EPFL logic synthesis benchmarks☆257May 6, 2026Updated last month