☆26Apr 24, 2021Updated 4 years ago
Alternatives and similar repositories for librecell
Users that are interested in librecell are comparing it to the libraries listed below
Sorting:
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Apr 4, 2022Updated 3 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- ☆51Apr 8, 2024Updated last year
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 7 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 2 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- ☆19Oct 5, 2024Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Updated this week
- ☆20Apr 19, 2024Updated last year
- Silicon Photonics measurement data on manufacturing variability☆16Jul 28, 2020Updated 5 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Updated this week
- ☆17May 18, 2024Updated last year
- ☆39Mar 2, 2023Updated 2 years ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- Process design kit for NIST superconducting optoelectronic technologies☆15Jul 24, 2021Updated 4 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Coriolis VLSI EDA Tool (LIP6)☆79Jan 25, 2026Updated last month
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆25Apr 9, 2025Updated 10 months ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆30Jul 25, 2023Updated 2 years ago
- ☆30May 8, 2025Updated 9 months ago
- Zero PDK: python-based support for open source PDKs☆28Jan 23, 2023Updated 3 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆301Jan 5, 2026Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆247Aug 20, 2024Updated last year
- ☆339Jan 13, 2026Updated last month
- A highly scalable architecture to start your digital product in clean way☆13Jan 29, 2024Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- An innovative Verilog-A compiler - reloaded☆38Updated this week
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago