Ravenslofty / librecellLinks
☆26Updated 4 years ago
Alternatives and similar repositories for librecell
Users that are interested in librecell are comparing it to the libraries listed below
Sorting:
- ☆47Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- ☆35Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- ☆88Updated 4 months ago
- UCSD Detailed Router☆91Updated 4 years ago
- DATC RDF☆50Updated 5 years ago
- IDEA project source files☆108Updated 2 weeks ago
- EDA physical synthesis optimization kit☆62Updated last year
- ☆77Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 2 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆23Updated 11 months ago
- ☆90Updated this week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Circuit release of the MAGICAL project☆39Updated 5 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- ☆31Updated 3 years ago
- Artificial Netlist Generator☆43Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- GPU-based logic synthesis tool☆92Updated 2 months ago