Alternatives and similar repositories for qrouter:

Users that are interested in qrouter are comparing it to the libraries listed below

• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆113Updated this week
• bluecheetah / bag
  BAG framework
  ☆40Updated 7 months ago
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• parallaxsw / OpenSTA
  ☆60Updated 2 weeks ago
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆39Updated last year
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆60Updated last week
• rubund / graywolf
  ☆110Updated 4 years ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆62Updated 3 weeks ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆56Updated 9 months ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆22Updated 4 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆79Updated last week
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆48Updated 4 years ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆89Updated 2 years ago
• efabless / chipignite-resources
  ☆79Updated 2 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆84Updated 4 years ago
• idea-fasoc / fasoc
  ☆53Updated last year
• aolofsson / POSH
  ☆41Updated 5 years ago
• efabless / caravel_user_project_analog
  ☆46Updated last month
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆53Updated 4 years ago
• spider-tronix / Standard-Cell-Characterization
  Open Source tool to build liberty files and for Characterizing Standard Cells.
  ☆25Updated 4 years ago
• ABKGroup / PROBE3.0
  ☆39Updated 11 months ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆103Updated 4 months ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆49Updated 9 years ago
• The-OpenROAD-Project / TritonSizer
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Updated 6 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆47Updated last month
• pkuzjx / eda-collection
  ☆103Updated 5 years ago