☆15Oct 24, 2019Updated 6 years ago
Alternatives and similar repositories for Resizer
Users that are interested in Resizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- ☆19Oct 28, 2024Updated last year
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Aug 10, 2020Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- UCSD Detailed Router☆95Jan 5, 2021Updated 5 years ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- RePlAce global placement tool☆247Aug 13, 2020Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- DATuner Repository☆17Sep 9, 2018Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 3 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.☆16Nov 7, 2022Updated 3 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago