The-OpenROAD-Project-Attic / ResizerLinks
☆15Updated 5 years ago
Alternatives and similar repositories for Resizer
Users that are interested in Resizer are comparing it to the libraries listed below
Sorting:
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- ☆25Updated 2 years ago
- ☆18Updated 7 months ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- ☆33Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- ☆44Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 7 months ago
- Mirror of Synopsys's Liberty parser library☆22Updated 6 years ago
- A LEF/DEF Utility.☆31Updated 5 years ago
- An automatic clock gating utility☆49Updated 2 months ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated 11 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated 11 months ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- ☆24Updated 4 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- ILP SAT Detailed Router☆11Updated 5 years ago
- ☆18Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- ☆32Updated 5 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆32Updated last month