asyncvlsi / lefdefLinks
Mirror of the Si2 LEF/DEF parser (v5.8)
☆17Updated 4 years ago
Alternatives and similar repositories for lefdef
Users that are interested in lefdef are comparing it to the libraries listed below
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- ☆47Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Artificial Netlist Generator☆43Updated last year
- RePlAce global placement tool☆239Updated 5 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆52Updated 11 months ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆54Updated 4 months ago
- ☆34Updated 4 years ago
- ☆34Updated 4 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- GT3 PDK☆16Updated this week
- ☆59Updated 4 years ago
- The first version of TritonPart☆29Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated last week
- DATC RDF☆50Updated 5 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- Machine Generated Analog IC Layout☆256Updated last year
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆23Updated 11 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆283Updated last month
- Bounded-Skew DME v1.3☆15Updated 7 years ago
- ☆88Updated 4 months ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated last month