A LEF/DEF Utility.
☆34Aug 15, 2019Updated 6 years ago
Alternatives and similar repositories for lefdef_util
Users that are interested in lefdef_util are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 2 years ago
- Implementation of several grid routers in Rust☆13Apr 7, 2026Updated last week
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆25Aug 13, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RePlAce global placement tool☆251Aug 13, 2020Updated 5 years ago
- Flute 3.1 with CMake support☆13Jul 25, 2019Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- Public executable files and test cases of ATSim3D [ISEDA24] and ATSim3.5D [ISEDA25]☆12Oct 21, 2025Updated 5 months ago
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆75Jan 6, 2023Updated 3 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆195May 19, 2025Updated 11 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆32Feb 25, 2022Updated 4 years ago
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆24Feb 16, 2023Updated 3 years ago
- Deep learning toolkit-enabled VLSI placement☆974Feb 19, 2026Updated 2 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated last month
- The source code that empowers OpenROAD Cloud☆13Jun 29, 2020Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 6 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Jun 3, 2023Updated 2 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 4 years ago
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆130Apr 23, 2023Updated 2 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 7 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago