jinwookjungs / lefdef_utilLinks
A LEF/DEF Utility.
☆32Updated 6 years ago
Alternatives and similar repositories for lefdef_util
Users that are interested in lefdef_util are comparing it to the libraries listed below
Sorting:
- DATC RDF☆50Updated 5 years ago
- EDA physical synthesis optimization kit☆62Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- UCSD Detailed Router☆91Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- ☆26Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- ☆77Updated 3 months ago
- VLSI EDA Global Router☆75Updated 7 years ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆31Updated 3 years ago
- ☆105Updated 5 years ago
- ☆44Updated 5 years ago
- ☆34Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- ☆33Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆179Updated 4 months ago
- IDEA project source files☆109Updated last month
- ☆87Updated 3 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 8 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆47Updated last year
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago