Alternatives and similar repositories for lefdef_util

Users that are interested in lefdef_util are comparing it to the libraries listed below

• bkoppelmann / lefdef-toolkit

  View on GitHub
  Source code for LEF/DEF
  ☆11Oct 16, 2018Updated 7 years ago
• asyncvlsi / lefdef

  View on GitHub
  Mirror of the Si2 LEF/DEF parser (v5.8)
  ☆18Oct 8, 2021Updated 4 years ago
• jinwookjungs / datc_robust_design_flow

  View on GitHub
  DATC Robust Design Flow.
  ☆36Jan 21, 2020Updated 6 years ago
• jiegec / maze-routing

  View on GitHub
  Implementation of several grid routers in Rust
  ☆13Oct 21, 2025Updated 3 months ago
• claude-abounegm / DEF-Viewer

  View on GitHub
  Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…
  ☆17May 31, 2023Updated 2 years ago
• foshardware / lsc

  View on GitHub
  Libre Silicon Compiler
  ☆22Apr 13, 2021Updated 4 years ago
• ieee-ceda-datc / RDF-2019

  View on GitHub
  DATC RDF
  ☆49Jul 31, 2020Updated 5 years ago
• The-OpenROAD-Project-Attic / flute

  View on GitHub
  Flute 3.1 with CMake support
  ☆13Jul 25, 2019Updated 6 years ago
• RsynTeam / rsyn-x

  View on GitHub
  Rsyn – An Extensible Physical Synthesis Framework
  ☆137Jul 20, 2024Updated last year
• The-OpenROAD-Project / RePlAce

  View on GitHub
  RePlAce global placement tool
  ☆246Aug 13, 2020Updated 5 years ago
• EDAPack / edapack

  View on GitHub
  Provides a packaged collection of open source EDA tools
  ☆12Apr 14, 2019Updated 6 years ago
• verilator / verilator_ext_tests

  View on GitHub
  Extended and external tests for Verilator testing
  ☆17Jan 25, 2026Updated 3 weeks ago
• cibyr / lefdef

  View on GitHub
  Library Exchange Format (LEF) and Design Exchange Format (DEF)
  ☆24Aug 13, 2020Updated 5 years ago
• The-OpenROAD-Project / OpenDB

  View on GitHub
  Database and Tool Framework for EDA
  ☆123Jan 25, 2021Updated 5 years ago
• cuhk-eda / cu-gr

  View on GitHub
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆142Feb 27, 2023Updated 2 years ago
• levibyte / channel_router

  View on GitHub
  demo on simple channel router
  ☆13Jan 3, 2019Updated 7 years ago
• jinwookjungs / open_design_flow

  View on GitHub
  OpenDesign Flow Database
  ☆17Oct 31, 2018Updated 7 years ago
• limbo018 / Limbo

  View on GitHub
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆190May 19, 2025Updated 8 months ago
• Daikon-Sun / Routing-Visualization

  View on GitHub
  Routing Visualization for Physical Design
  ☆20Dec 24, 2018Updated 7 years ago
• ahmed-agiza / EDAViewer

  View on GitHub
  EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!
  ☆72Jan 6, 2023Updated 3 years ago
• stdgregwar / elve

  View on GitHub
  ELVE : ELVE Logic Visualization Engine
  ☆11Jul 2, 2017Updated 8 years ago
• berkeley-abc / mvsis

  View on GitHub
  A copy of the latest version of MVSIS
  ☆12Apr 18, 2021Updated 4 years ago
• OpenTimer / Parser-Verilog

  View on GitHub
  A Standalone Structural Verilog Parser
  ☆98Mar 31, 2022Updated 3 years ago
• eytans / easter-egg

  View on GitHub
  easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once
  ☆13Mar 27, 2025Updated 10 months ago
• masc-ucsc / anubis

  View on GitHub
  The ANUBIS benchmark suite for Incremental Synthesis
  ☆12Dec 15, 2020Updated 5 years ago
• mcci-catena / catena-riscv32-fpga

  View on GitHub
  RISC-V 32-bit core for MCCI Catena 4710
  ☆10Jul 31, 2019Updated 6 years ago
• Raamakrishnan / verilog-filelist-parser

  View on GitHub
  A Verilog Filelist parser in Rust
  ☆11Mar 25, 2022Updated 3 years ago
• The-OpenROAD-Project / OpenROAD-Cloud

  View on GitHub
  The source code that empowers OpenROAD Cloud
  ☆12Jun 29, 2020Updated 5 years ago
• yaohsiaopid / rtl2uspec

  View on GitHub
  ☆11Jul 1, 2025Updated 7 months ago
• wsong83 / Asynchronous-Verilog-Synthesiser

  View on GitHub
  Synthesiser for Asynchronous Verilog Language
  ☆20Oct 29, 2014Updated 11 years ago
• comsec-group / cellift-yosys

  View on GitHub
  A fork of Yosys that integrates the CellIFT pass
  ☆13Jul 23, 2025Updated 6 months ago
• pheaver / netlist-verilog

  View on GitHub
  Netlist and Verilog Haskell Package
  ☆18Nov 21, 2010Updated 15 years ago
• The-OpenROAD-Project / TritonRoute

  View on GitHub
  UCSD Detailed Router
  ☆96Jan 5, 2021Updated 5 years ago
• The-OpenROAD-Project-Attic / OpenROAD-Utilities

  View on GitHub
  Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project
  ☆20Aug 20, 2019Updated 6 years ago
• erihsu / Sym-CTS

  View on GitHub
  symmetric clock tree synthesis for NTV IC design
  ☆11May 8, 2022Updated 3 years ago
• ekiwi / open-source-formal-verification-for-chisel

  View on GitHub
  ☆10Oct 15, 2021Updated 4 years ago
• webfpga / verilog

  View on GitHub
  Verilog Examples and WebFPGA Standard Library
  ☆11Nov 25, 2019Updated 6 years ago
• limo1996 / SAT-Solver

  View on GitHub
  Parallel SAT Solver
  ☆10Jan 19, 2018Updated 8 years ago
• ASU-VDA-Lab / ML-for-IR-drop

  View on GitHub
  These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction
  ☆17Feb 22, 2024Updated last year