jinwookjungs / lefdef_utilLinks
A LEF/DEF Utility.
☆30Updated 5 years ago
Alternatives and similar repositories for lefdef_util
Users that are interested in lefdef_util are comparing it to the libraries listed below
Sorting:
- DATC RDF☆50Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆14Updated 3 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- OpenDesign Flow Database☆16Updated 6 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- A parallel global router using the Galois framework☆29Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆25Updated 2 years ago
- UCSD Detailed Router☆87Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 3 years ago
- ☆31Updated 3 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆44Updated last year
- ☆24Updated 4 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated 10 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago