A LEF/DEF Utility.
☆34Aug 15, 2019Updated 6 years ago
Alternatives and similar repositories for lefdef_util
Users that are interested in lefdef_util are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 2 years ago
- Implementation of several grid routers in Rust☆13Feb 28, 2026Updated last month
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆25Aug 13, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RePlAce global placement tool☆248Aug 13, 2020Updated 5 years ago
- Flute 3.1 with CMake support☆13Jul 25, 2019Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆138Jul 20, 2024Updated last year
- Database and Tool Framework for EDA☆124Jan 25, 2021Updated 5 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆75Jan 6, 2023Updated 3 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 10 months ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Feb 25, 2022Updated 4 years ago
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated 2 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆24Feb 16, 2023Updated 3 years ago
- Deep learning toolkit-enabled VLSI placement☆963Feb 19, 2026Updated last month
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆17Feb 22, 2024Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated last month
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 6 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Jun 3, 2023Updated 2 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- VGA LCD Core (OpenCores)☆14May 22, 2018Updated 7 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago