A LEF/DEF Utility.
☆34Aug 15, 2019Updated 6 years ago
Alternatives and similar repositories for lefdef_util
Users that are interested in lefdef_util are comparing it to the libraries listed below
Sorting:
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Implementation of several grid routers in Rust☆13Feb 28, 2026Updated last week
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 2 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Flute 3.1 with CMake support☆13Jul 25, 2019Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- RePlAce global placement tool☆247Aug 13, 2020Updated 5 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Extended and external tests for Verilator testing☆17Feb 26, 2026Updated last week
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆24Aug 13, 2020Updated 5 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 9 months ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆74Jan 6, 2023Updated 3 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- ☆11Jul 1, 2025Updated 8 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆17Feb 22, 2024Updated 2 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆16Mar 31, 2021Updated 4 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago