magical-eda / UT-AnLayLinks
Analog Placement Quality Prediction
☆21Updated 2 years ago
Alternatives and similar repositories for UT-AnLay
Users that are interested in UT-AnLay are comparing it to the libraries listed below
Sorting:
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- ☆16Updated 4 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- Analog and mixed-signal automatic placer☆11Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- ☆48Updated 3 weeks ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆42Updated 7 months ago
- Artificial Netlist Generator☆39Updated last year
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- awesome-Analog-IC-Design-Automation☆37Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- ☆44Updated last year
- ☆31Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- ☆56Updated 4 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- DATC RDF☆50Updated 4 years ago
- ☆16Updated 3 years ago
- ☆10Updated 2 months ago
- VLSI EDA Global Router☆73Updated 7 years ago
- ☆24Updated 2 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- A Design Rule Checker with GPU Acceleration☆51Updated last year
- ☆20Updated 2 years ago