magical-eda / UT-AnLayLinks
Analog Placement Quality Prediction
☆25Updated 2 years ago
Alternatives and similar repositories for UT-AnLay
Users that are interested in UT-AnLay are comparing it to the libraries listed below
Sorting:
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- ☆18Updated 4 years ago
- Artificial Netlist Generator☆43Updated last year
- Machine Generated Analog IC Layout☆256Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆52Updated 11 months ago
- Circuit release of the MAGICAL project☆39Updated 5 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- ☆59Updated 4 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- awesome-Analog-IC-Design-Automation☆40Updated 2 years ago
- ☆31Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Analog and mixed-signal automatic placer☆12Updated 2 years ago
- ☆61Updated last month
- Open Source Detailed Placement engine☆39Updated 5 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- RePlAce global placement tool☆239Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- ☆23Updated 11 months ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆58Updated 3 years ago
- Bounded-Skew DME v1.3☆15Updated 7 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆54Updated 4 months ago
- ☆17Updated 3 years ago
- DATC RDF☆50Updated 5 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆68Updated 3 months ago