magical-eda / UT-AnLayLinks
Analog Placement Quality Prediction
☆24Updated 2 years ago
Alternatives and similar repositories for UT-AnLay
Users that are interested in UT-AnLay are comparing it to the libraries listed below
Sorting:
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Artificial Netlist Generator☆43Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆50Updated 11 months ago
- ☆17Updated 4 years ago
- Machine Generated Analog IC Layout☆255Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- Analog and mixed-signal automatic placer☆11Updated 2 years ago
- ☆61Updated 3 weeks ago
- ☆31Updated 3 years ago
- Circuit release of the MAGICAL project☆38Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆58Updated 4 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ☆47Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- awesome-Analog-IC-Design-Automation☆40Updated 2 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- RePlAce global placement tool☆239Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆31Updated 2 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆57Updated 3 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- DATC RDF☆50Updated 5 years ago