magical-eda / UT-AnLayLinks
Analog Placement Quality Prediction
☆25Updated 2 years ago
Alternatives and similar repositories for UT-AnLay
Users that are interested in UT-AnLay are comparing it to the libraries listed below
Sorting:
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- Machine Generated Analog IC Layout☆263Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Artificial Netlist Generator☆46Updated last year
- ☆18Updated 4 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆15Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- ☆60Updated 4 years ago
- ☆69Updated 2 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆44Updated 2 years ago
- RePlAce global placement tool☆246Updated 5 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- ☆48Updated last year
- ☆32Updated 4 years ago
- VLSI EDA Global Router☆77Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆135Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated 11 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago
- Bounded-Skew DME v1.3☆15Updated 7 years ago
- ☆24Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆59Updated 6 months ago
- UCSD Detailed Router☆94Updated 4 years ago