magical-eda / UT-AnLayLinks
Analog Placement Quality Prediction
☆25Updated 2 years ago
Alternatives and similar repositories for UT-AnLay
Users that are interested in UT-AnLay are comparing it to the libraries listed below
Sorting:
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆82Updated last year
- Artificial Netlist Generator☆44Updated last year
- Machine Generated Analog IC Layout☆259Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- ☆18Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- ☆62Updated 2 weeks ago
- ☆59Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆15Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆41Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- RePlAce global placement tool☆241Updated 5 years ago
- Analog and mixed-signal automatic placer☆12Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 10 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- ☆47Updated last year
- ☆31Updated 3 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- ☆23Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆142Updated 4 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- ☆322Updated 4 months ago
- Bounded-Skew DME v1.3☆15Updated 7 years ago
- ☆17Updated 3 years ago
- VLSI EDA Global Router☆76Updated 7 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago