☆120Jul 19, 2026Updated last week
Alternatives and similar repositories for OpenSTA
Users that are interested in OpenSTA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Netlist API (and more) for EDA flow development☆150Updated this week
- OpenSTA engine☆595Updated this week
- Digital Design Equivalence Checking☆80Updated this week
- SystemVerilog design elaborator into word-level netlist form☆242Updated this week
- ☆37Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- [WIP] Open-source DFT flow☆41May 9, 2026Updated 2 months ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Tiny Tapeout project build tools + chip integration scripts☆34Jun 15, 2026Updated last month
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆64Updated this week
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆689Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆784Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆279Updated this week
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated 2 months ago
- A complete open-source design-for-testing (DFT) Solution☆200Aug 30, 2025Updated 10 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆707Dec 26, 2025Updated 7 months ago
- SystemVerilog compiler and language services☆1,093Updated this week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆246Jul 8, 2026Updated 2 weeks ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 5 years ago
- Characterizer☆39Jun 26, 2026Updated last month
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆135Apr 23, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Aug 21, 2024Updated last year
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- RePlAce global placement tool☆255Aug 13, 2020Updated 5 years ago
- Database and Tool Framework for EDA☆127Jan 25, 2021Updated 5 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,896Updated this week
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆140Jul 20, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆21Nov 22, 2021Updated 4 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆365Dec 2, 2025Updated 7 months ago
- liberty parser (For parsing IC timing lib file)☆65Jul 24, 2023Updated 3 years ago
- Mirror of Synopsys's Liberty parser library☆25Jul 6, 2018Updated 8 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,873Mar 25, 2026Updated 4 months ago
- ☆21Sep 15, 2024Updated last year