☆114Jun 10, 2026Updated this week
Alternatives and similar repositories for OpenSTA
Users that are interested in OpenSTA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenSTA engine☆582Jun 3, 2026Updated last week
- Netlist API (and more) for EDA flow development☆140Updated this week
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RePlAce global placement tool☆254Aug 13, 2020Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- ☆25Jun 23, 2024Updated last year
- Tiny Tapeout project build tools + chip integration scripts☆33Updated this week
- liberty parser (For parsing IC timing lib file)☆67Jul 24, 2023Updated 2 years ago
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley☆13Nov 30, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A High-performance Timing Analysis Tool for VLSI Systems☆701Dec 26, 2025Updated 5 months ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆132Apr 23, 2023Updated 3 years ago
- ☆21Sep 15, 2024Updated last year
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,746Updated this week
- SystemVerilog frontend for Yosys☆229Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆169Nov 10, 2025Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- fakeram generator for use by researchers who do not have access to commercial ram generators☆40Jan 13, 2023Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆653Updated this week
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆750Updated this week
- SiliconCompiler Design Gallery☆65Updated this week
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 5 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- An open-source EDA infrastructure and tools from netlist to GDS☆515Mar 11, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Circuit Automatic Characterization Engine☆55Feb 7, 2025Updated last year
- ☆115May 23, 2026Updated 3 weeks ago
- Library of open source PDKs☆77Updated this week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆62Jun 5, 2026Updated last week
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆62Aug 10, 2020Updated 5 years ago
- SystemVerilog compiler and language services☆1,068Updated this week
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago