☆132Oct 13, 2026Updated this week
Alternatives and similar repositories for OpenSTA
Users that are interested in OpenSTA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Netlist API (and more) for EDA flow development☆165Updated this week
- OpenSTA engine☆628Updated this week
- Digital Design Equivalence Checking☆110Updated this week
- SystemVerilog design elaborator into word-level netlist form☆252Updated this week
- ☆40Sep 10, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Tiny Tapeout project build tools + chip integration scripts☆36Sep 21, 2026Updated 3 weeks ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆70Sep 22, 2026Updated 3 weeks ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 4 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆763Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆850Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆307Updated this week
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated 5 months ago
- A complete open-source design-for-testing (DFT) Solution☆206Aug 30, 2025Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆720Dec 26, 2025Updated 9 months ago
- SystemVerilog compiler and language services☆1,163Updated this week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆294Updated this week
- Characterizer☆39Aug 26, 2026Updated last month
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆42Jun 10, 2021Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆137Apr 23, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆37Aug 21, 2024Updated 2 years ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- RePlAce global placement tool☆255Aug 13, 2020Updated 6 years ago
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,172Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆21Nov 22, 2021Updated 4 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆377Dec 2, 2025Updated 10 months ago
- liberty parser (For parsing IC timing lib file)☆66Jul 24, 2023Updated 3 years ago
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 8 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,966Mar 25, 2026Updated 6 months ago
- ☆21Sep 15, 2024Updated 2 years ago