☆132Oct 28, 2026Updated this week
Alternatives and similar repositories for OpenSTA
Users that are interested in OpenSTA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenSTA engine☆638Updated this week
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆169Updated this week
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆722Dec 26, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Digital Design Equivalence Checking☆114Updated this week
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆71Sep 22, 2026Updated last month
- ☆42Oct 16, 2026Updated 2 weeks ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆785Updated this week
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 4 years ago
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated 5 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- A complete open-source design-for-testing (DFT) Solution☆210Aug 30, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,248Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆315Updated this week
- Tiny Tapeout project build tools + chip integration scripts☆37Updated this week
- SystemVerilog compiler and language services☆1,175Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆869Updated this week
- Open-source PDK version manager☆69Oct 21, 2026Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆176Nov 10, 2025Updated 11 months ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆126Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Characterizer☆40Aug 26, 2026Updated 2 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆463Updated this week
- Source code for LEF/DEF☆11Oct 16, 2018Updated 8 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- 55nm CMOS Open Source PDK for Digital, Analog, and Mixed-Signal Circuit Design. It supports an open-source RTL2GDS workflow for education…☆328Updated this week
- DeviceModelingToolkit (DMT) is a Python tool targeted at helping modeling engineers extract model parameters, run circuit and TCAD simula…☆13Oct 17, 2026Updated 2 weeks ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆29Aug 12, 2026Updated 2 months ago
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Revolution EDA repository, an integrated schematic to GDS design environment for custom integrated circuits☆83Oct 18, 2026Updated 2 weeks ago
- Open-Hardware implementation of the icsprout55-pdk☆18Oct 10, 2026Updated 3 weeks ago
- Multicore SoC based on the serv core☆14Dec 18, 2025Updated 10 months ago
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆62Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆381Dec 2, 2025Updated 11 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆406Updated this week
- Introductory course into static timing analysis (STA).☆116Jul 6, 2025Updated last year