parallaxsw / OpenSTALinks
☆90Updated this week
Alternatives and similar repositories for OpenSTA
Users that are interested in OpenSTA are comparing it to the libraries listed below
Sorting:
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- ☆178Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆201Updated 7 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆123Updated this week
- IDEA project source files☆108Updated last week
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 6 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- ☆47Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated 2 months ago
- liberty parser (For parsing IC timing lib file)☆65Updated 2 years ago
- ☆43Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- UCSD Detailed Router☆91Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- ☆88Updated 4 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆100Updated 3 years ago
- SystemVerilog frontend for Yosys☆166Updated last week
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- ☆26Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- Open source process design kit for 28nm open process☆65Updated last year
- ☆44Updated last year