parallaxsw / OpenSTALinks
☆98Updated 2 weeks ago
Alternatives and similar repositories for OpenSTA
Users that are interested in OpenSTA are comparing it to the libraries listed below
Sorting:
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- Introductory course into static timing analysis (STA).☆99Updated 6 months ago
- ☆183Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆174Updated 4 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆196Updated 5 years ago
- ☆223Updated 9 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆127Updated last week
- IDEA project source files☆111Updated 2 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Updated 3 years ago
- SystemVerilog frontend for Yosys☆186Updated this week
- ☆107Updated 6 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆148Updated last week
- Logic synthesis and ABC based optimization☆51Updated last month
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Updated 3 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 6 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- ☆90Updated 6 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Open source process design kit for 28nm open process☆72Updated last year
- ☆33Updated last month
- Qrouter detail router for digital ASIC designs☆57Updated last month
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- ☆49Updated last year
- ☆26Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- This is a tutorial on standard digital design flow☆81Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated 3 weeks ago