parallaxsw / OpenSTA
☆58Updated this week
Alternatives and similar repositories for OpenSTA:
Users that are interested in OpenSTA are comparing it to the libraries listed below
- ☆38Updated 10 months ago
- Introductory course into static timing analysis (STA).☆85Updated 4 months ago
- ☆130Updated 7 months ago
- A Standalone Structural Verilog Parser☆86Updated 2 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆42Updated 3 months ago
- IDEA project source files☆103Updated 3 months ago
- Mirror of Synopsys's Liberty parser library☆20Updated 6 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Delay Calculation ToolKit☆27Updated 2 years ago
- ☆103Updated 5 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆162Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month
- ☆33Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- ☆40Updated 5 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last month
- ☆20Updated 3 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- ☆40Updated 3 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- ☆41Updated 5 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆38Updated 8 months ago