A complete open-source design-for-testing (DFT) Solution
☆183Aug 30, 2025Updated 7 months ago
Alternatives and similar repositories for Fault
Users that are interested in Fault are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆89May 7, 2024Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 4 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 3 months ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,727Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- OpenSTA engine☆557Mar 20, 2026Updated last week
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆108Jul 2, 2025Updated 8 months ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- Logic circuit analysis and optimization☆47Feb 2, 2026Updated last month
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆338Dec 2, 2025Updated 3 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 4 months ago
- ☆95Oct 13, 2025Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Database and Tool Framework for EDA☆124Jan 25, 2021Updated 5 years ago
- An open-source static random access memory (SRAM) compiler.☆1,024Mar 12, 2026Updated 2 weeks ago
- A padring generator for ASICs☆26May 17, 2023Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 3 weeks ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- SystemVerilog to Verilog conversion☆710Nov 24, 2025Updated 4 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆228Oct 26, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆779Jun 15, 2024Updated last year
- Mirror of tachyon-da cvc Verilog simulator☆51Mar 16, 2026Updated last week
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- ☆37Sep 19, 2024Updated last year
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- Verilog hardware abstraction library☆50Mar 22, 2026Updated last week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 3 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Open-source PDK version manager☆42Nov 25, 2025Updated 4 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- draws an SVG schematic from a JSON netlist☆777Jan 25, 2024Updated 2 years ago
- ☆14May 24, 2025Updated 10 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,466Oct 28, 2024Updated last year