AUCOHL / FaultLinks
A complete open-source design-for-testing (DFT) Solution
☆164Updated 2 months ago
Alternatives and similar repositories for Fault
Users that are interested in Fault are comparing it to the libraries listed below
Sorting:
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- Introductory course into static timing analysis (STA).☆96Updated last month
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆115Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- SystemVerilog frontend for Yosys☆151Updated 2 weeks ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last month
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆163Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆48Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆258Updated 3 weeks ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ideas and eda software for vlsi design☆50Updated this week
- UVM 1.2 port to Python☆253Updated 6 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- ☆164Updated 3 years ago
- SystemVerilog synthesis tool☆208Updated 5 months ago
- Control and status register code generator toolchain☆143Updated 2 weeks ago
- ☆82Updated this week
- ☆83Updated 2 years ago
- ☆42Updated 3 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆178Updated 5 months ago
- Unit testing for cocotb☆161Updated 2 months ago