A complete open-source design-for-testing (DFT) Solution
☆206Aug 30, 2025Updated last year
Alternatives and similar repositories for Fault
Users that are interested in Fault are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆96May 7, 2024Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆175Nov 10, 2025Updated 11 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,973Mar 25, 2026Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OpenSTA engine☆629Updated this week
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆29Dec 1, 2022Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆378Dec 2, 2025Updated 10 months ago
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 8 months ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- ☆132Updated this week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆75Sep 12, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,156Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆124Jul 2, 2025Updated last year
- ☆102Jul 22, 2026Updated 2 months ago
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Oct 9, 2026Updated last week
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆76Jan 6, 2023Updated 3 years ago
- Mirror of tachyon-da cvc Verilog simulator☆58Mar 16, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An automatic test pattern generation (ATPG) and fault simulation system.☆13Sep 9, 2019Updated 7 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆237Oct 26, 2024Updated last year
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- A Standalone Structural Verilog Parser☆96Mar 31, 2022Updated 4 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆720Dec 26, 2025Updated 9 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆37Sep 19, 2024Updated 2 years ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 4 months ago
- Demo SoC for SiliconCompiler.☆63Jul 2, 2026Updated 3 months ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- draws an SVG schematic from a JSON netlist☆831Jan 25, 2024Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆149Sep 26, 2026Updated 3 weeks ago