AUCOHL / FaultLinks
A complete open-source design-for-testing (DFT) Solution
☆153Updated last week
Alternatives and similar repositories for Fault
Users that are interested in Fault are comparing it to the libraries listed below
Sorting:
- Introductory course into static timing analysis (STA).☆94Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆135Updated last year
- ☆159Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- ☆166Updated 2 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- ideas and eda software for vlsi design☆50Updated this week
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆60Updated 3 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆113Updated last year
- Control and status register code generator toolchain☆137Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- UVM 1.2 port to Python☆251Updated 3 months ago
- Fabric generator and CAD tools.☆185Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- SystemVerilog frontend for Yosys☆117Updated last week
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆159Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- ☆146Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year