A complete open-source design-for-testing (DFT) Solution
☆188Aug 30, 2025Updated 8 months ago
Alternatives and similar repositories for Fault
Users that are interested in Fault are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆90May 7, 2024Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆165Nov 10, 2025Updated 5 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated last month
- An automatic clock gating utility☆52Apr 15, 2025Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,778Mar 25, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenSTA engine☆576Apr 30, 2026Updated last week
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆111Jul 2, 2025Updated 10 months ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆28Dec 1, 2022Updated 3 years ago
- Logic circuit analysis and optimization☆48Feb 2, 2026Updated 3 months ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆344Dec 2, 2025Updated 5 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆71Nov 26, 2025Updated 5 months ago
- ☆97Oct 13, 2025Updated 6 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- An open-source static random access memory (SRAM) compiler.☆1,052Apr 30, 2026Updated last week
- A padring generator for ASICs☆26May 17, 2023Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆459Apr 5, 2026Updated last month
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Qflow full end-to-end digital synthesis flow for ASIC designs☆229Oct 26, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Mirror of tachyon-da cvc Verilog simulator☆54Mar 16, 2026Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆789Jun 15, 2024Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- ☆37Sep 19, 2024Updated last year
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- Verilog hardware abstraction library☆50Apr 23, 2026Updated 2 weeks ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 4 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 4 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆30Jan 21, 2025Updated last year
- draws an SVG schematic from a JSON netlist☆789Jan 25, 2024Updated 2 years ago
- ☆14May 24, 2025Updated 11 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,515Oct 28, 2024Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆329Oct 22, 2025Updated 6 months ago