AUCOHL / FaultView external linksLinks
A complete open-source design-for-testing (DFT) Solution
☆179Aug 30, 2025Updated 5 months ago
Alternatives and similar repositories for Fault
Users that are interested in Fault are comparing it to the libraries listed below
Sorting:
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆87May 7, 2024Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 10 months ago
- OpenSTA engine☆551Updated this week
- ☆91Oct 13, 2025Updated 4 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,707Sep 15, 2025Updated 4 months ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 10 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Oct 26, 2024Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆332Dec 2, 2025Updated 2 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Nov 26, 2025Updated 2 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆107Jul 2, 2025Updated 7 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated last month
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- Logic circuit analysis and optimization☆45Feb 2, 2026Updated last week
- SystemVerilog file list pruner☆16Updated this week
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 5 years ago
- Fabric generator and CAD tools.☆217Feb 7, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,002Jan 16, 2026Updated 3 weeks ago
- Verilog hardware abstraction library☆45Feb 4, 2026Updated last week
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆313Oct 22, 2025Updated 3 months ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆591Jan 3, 2026Updated last month
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- A C++ -based STIL parser.☆12Apr 29, 2021Updated 4 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆19Sep 19, 2023Updated 2 years ago
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆128Feb 3, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆768Jun 15, 2024Updated last year
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago