A complete open-source design-for-testing (DFT) Solution
☆211Aug 30, 2025Updated last year
Alternatives and similar repositories for Fault
Users that are interested in Fault are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆96May 7, 2024Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆177Nov 10, 2025Updated 11 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 9 months ago
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last month
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,997Mar 25, 2026Updated 7 months ago
- ☆13Mar 7, 2024Updated 2 years ago
- OpenSTA engine☆641Updated this week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆75Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆382Dec 2, 2025Updated 11 months ago
- ☆133Updated this week
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open-source static random access memory (SRAM) compiler.☆1,177Oct 29, 2026Updated last week
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆123Jul 2, 2025Updated last year
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆151Updated this week
- ☆102Jul 22, 2026Updated 3 months ago
- Magic VLSI Layout Tool☆729Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆722Dec 26, 2025Updated 10 months ago
- An automatic test pattern generation (ATPG) and fault simulation system.☆13Sep 9, 2019Updated 7 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆368Oct 22, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆478Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆236Oct 26, 2024Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆41Dec 4, 2020Updated 5 years ago
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- Mirror of tachyon-da cvc Verilog simulator☆59Mar 16, 2026Updated 7 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆313Updated this week
- Modular hardware build system☆1,241Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆464Updated this week
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 3 years ago
- 📸 ADCs for faster image sensors☆13Updated this week
- SystemVerilog design elaborator into word-level netlist form☆255Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆29Dec 1, 2022Updated 3 years ago