geochrist / dctk
Delay Calculation ToolKit
☆26Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for dctk
- ☆29Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆51Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆9Updated 8 years ago
- A Standalone Structural Verilog Parser☆83Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- DATC RDF☆48Updated 4 years ago
- EDA physical synthesis optimization kit☆49Updated 11 months ago
- ☆36Updated 7 months ago
- ☆39Updated 4 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆55Updated 5 months ago
- ☆17Updated last year
- UCSD Detailed Router☆79Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆39Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆32Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated last week
- ☆48Updated this week
- ☆19Updated 3 years ago
- IDEA project source files☆97Updated 2 months ago
- Open Source Detailed Placement engine☆34Updated 4 years ago
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- ☆36Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆33Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 3 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- Intel's Analog Detailed Router☆37Updated 5 years ago
- ☆49Updated 2 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- ☆99Updated 4 years ago