geochrist / dctkLinks
Delay Calculation ToolKit
☆32Updated 3 years ago
Alternatives and similar repositories for dctk
Users that are interested in dctk are comparing it to the libraries listed below
Sorting:
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Updated 3 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- ☆33Updated 6 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190Updated 8 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Updated last year
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- DATC RDF☆50Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- IDEA project source files☆111Updated 3 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- ☆50Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆34Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 6 years ago
- ☆26Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆79Updated last month
- UCSD Detailed Router☆94Updated 5 years ago
- Database and Tool Framework for EDA☆123Updated 5 years ago
- ☆109Updated 6 years ago
- VLSI EDA Global Router☆79Updated 8 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63Updated last year
- ☆42Updated 3 years ago
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Updated 5 years ago
- ☆44Updated 6 years ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- ☆13Updated last year