Delay Calculation ToolKit
☆32Aug 7, 2022Updated 4 years ago
Alternatives and similar repositories for dctk
Users that are interested in dctk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆31Feb 24, 2026Updated 8 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆722Dec 26, 2025Updated 10 months ago
- ☆43Nov 28, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆133Updated this week
- A free standard cell library for SDDS-NCL circuits☆29Aug 5, 2026Updated 3 months ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- Qucs-Help documentation☆10Jul 25, 2018Updated 8 years ago
- Spirit X3 Liberty Format Parser. opensourceliberty.org for more info.☆10Jan 5, 2023Updated 3 years ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 8 years ago
- DATC RDF☆49Jul 31, 2020Updated 6 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Pulsar asynchronous synthesis framework☆13Jun 29, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Analog IC symmetry extraction benchmark of AncstrGNN☆11Aug 19, 2024Updated 2 years ago
- Interactive 3D Layout Viewer for GDSII☆20Jun 14, 2024Updated 2 years ago
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 8 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- EDA physical synthesis optimization kit☆70Nov 13, 2023Updated 2 years ago
- OpenSTA engine☆641Updated this week
- ☆15Jul 19, 2024Updated 2 years ago
- ☆34Dec 16, 2021Updated 4 years ago
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated 5 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆44Jan 26, 2020Updated 6 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated 2 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆54May 29, 2025Updated last year
- Passive Reduced-Order RC Interconnect Macromodeling Algorithm☆11Jul 5, 2021Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆62Aug 7, 2022Updated 4 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆42Jul 6, 2023Updated 3 years ago
- ☆17Jul 16, 2020Updated 6 years ago
- EPFL logic synthesis benchmarks☆273Aug 13, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Starter project for easy learning and use of ApprovalTests.cpp☆12Nov 21, 2025Updated 11 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- ☆27Apr 24, 2021Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Characterizer☆40Aug 26, 2026Updated 2 months ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆16Feb 8, 2024Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆39Nov 13, 2025Updated 11 months ago