Delay Calculation ToolKit
☆32Aug 7, 2022Updated 3 years ago
Alternatives and similar repositories for dctk
Users that are interested in dctk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆703Dec 26, 2025Updated 5 months ago
- ☆114Jun 10, 2026Updated last week
- ☆43Nov 28, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A free standard cell library for SDDS-NCL circuits☆29Mar 3, 2023Updated 3 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- Interactive 3D Layout Viewer for GDSII☆19Jun 14, 2024Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- OpenSTA engine☆583Updated this week
- EDA physical synthesis optimization kit☆67Nov 13, 2023Updated 2 years ago
- ☆14Jul 19, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Pulsar asynchronous synthesis framework☆13Apr 2, 2021Updated 5 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 3 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- EPFL logic synthesis benchmarks☆255May 6, 2026Updated last month
- ☆33Dec 16, 2021Updated 4 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆38Jul 6, 2023Updated 2 years ago
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Jul 16, 2020Updated 5 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆15Feb 8, 2024Updated 2 years ago
- ☆26Dec 8, 2025Updated 6 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- ☆26Apr 24, 2021Updated 5 years ago
- Characterizer☆37May 26, 2026Updated 3 weeks ago
- ☆21Apr 19, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Circuit simulator of the Qucs project☆33Dec 21, 2025Updated 5 months ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 5 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆515Mar 11, 2026Updated 3 months ago
- IRSIM switch-level simulator for digital circuits☆37Nov 13, 2025Updated 7 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆205May 21, 2026Updated 3 weeks ago
- Reference for https://int21.io/post/50-million-points/index.html☆20Oct 2, 2018Updated 7 years ago