geochrist / dctkLinks
Delay Calculation ToolKit
☆32Updated 3 years ago
Alternatives and similar repositories for dctk
Users that are interested in dctk are comparing it to the libraries listed below
Sorting:
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- EDA physical synthesis optimization kit☆60Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆127Updated last year
- UCSD Detailed Router☆90Updated 4 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- ☆78Updated this week
- IDEA project source files☆107Updated 9 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 2 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆83Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆33Updated 5 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 2 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- GPU-based logic synthesis tool☆86Updated last month
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Database and Tool Framework for EDA☆118Updated 4 years ago
- ☆39Updated 2 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆54Updated 6 months ago
- ☆74Updated last month
- ☆25Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆105Updated 5 years ago
- ☆31Updated 3 years ago