ieee-ceda-datc / datc-rdf-calibrationsLinks
☆18Updated last year
Alternatives and similar repositories for datc-rdf-calibrations
Users that are interested in datc-rdf-calibrations are comparing it to the libraries listed below
Sorting:
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- Extended and external tests for Verilator testing☆16Updated last month
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆20Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 3 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆11Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Cross EDA Abstraction and Automation☆40Updated this week
- ☆17Updated 11 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated 2 weeks ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 4 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- ☆15Updated 6 years ago
- ☆44Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 9 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 7 months ago
- ☆38Updated 3 years ago
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated last week
- ☆33Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- Open Analog Design Environment☆24Updated 2 years ago