ieee-ceda-datc / datc-rdf-calibrationsLinks
☆18Updated 9 months ago
Alternatives and similar repositories for datc-rdf-calibrations
Users that are interested in datc-rdf-calibrations are comparing it to the libraries listed below
Sorting:
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆23Updated last month
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆11Updated this week
- Cross EDA Abstraction and Automation☆39Updated last week
- ☆20Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆15Updated 4 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Extended and external tests for Verilator testing☆16Updated last week
- ☆17Updated 9 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- ☆14Updated 2 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 8 months ago
- Open Analog Design Environment☆24Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ☆38Updated 3 years ago
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 4 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 6 months ago