ieee-ceda-datc / datc-rdf-calibrationsView external linksLinks
☆19Oct 28, 2024Updated last year
Alternatives and similar repositories for datc-rdf-calibrations
Users that are interested in datc-rdf-calibrations are comparing it to the libraries listed below
Sorting:
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 10 months ago
- ☆15Oct 24, 2019Updated 6 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- ☆32Dec 16, 2021Updated 4 years ago
- ☆17Nov 4, 2024Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated 3 weeks ago
- Verilog hardware abstraction library☆45Feb 4, 2026Updated last week
- ☆56Sep 30, 2023Updated 2 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Jan 13, 2023Updated 3 years ago
- ☆86Nov 7, 2022Updated 3 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 5 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆11Apr 21, 2023Updated 2 years ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- TBD☆14Feb 6, 2025Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Feb 10, 2026Updated last week
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated 3 weeks ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago