The-OpenROAD-Project / OpeNPDNLinks
Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.
☆35Updated 2 years ago
Alternatives and similar repositories for OpeNPDN
Users that are interested in OpeNPDN are comparing it to the libraries listed below
Sorting:
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- ☆47Updated last year
- Macro placement tool for OpenROAD flow☆23Updated 5 years ago
- EDA physical synthesis optimization kit☆62Updated last year
- DATC RDF☆50Updated 5 years ago
- ☆22Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Open source process design kit for 28nm open process☆66Updated last year
- ☆33Updated 5 years ago
- UCSD Detailed Router☆91Updated 4 years ago
- ☆44Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- ☆90Updated last week
- ☆26Updated 4 years ago
- ☆31Updated 3 years ago
- Circuit release of the MAGICAL project☆39Updated 5 years ago
- IDEA project source files☆108Updated 2 weeks ago
- Power grid analysis☆19Updated 5 years ago
- ☆106Updated 5 years ago
- BAG framework☆41Updated last year
- ☆35Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆123Updated last week