The-OpenROAD-Project / OpeNPDNLinks
Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.
☆33Updated last year
Alternatives and similar repositories for OpeNPDN
Users that are interested in OpeNPDN are comparing it to the libraries listed below
Sorting:
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Power grid analysis☆19Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆31Updated 3 years ago
- OpenROAD's Chatbot Assistant☆16Updated this week
- OpenDesign Flow Database☆16Updated 6 years ago
- ☆44Updated last year
- ☆24Updated 4 years ago
- BAG framework☆40Updated 11 months ago
- ☆22Updated 4 years ago
- ☆20Updated 3 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- EDA physical synthesis optimization kit☆58Updated last year
- Intel's Analog Detailed Router☆39Updated 5 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 weeks ago
- ☆29Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆33Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 7 months ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- ☆44Updated 5 years ago
- SystemVerilog RTL Linter for YoSys☆20Updated 7 months ago
- A configurable SRAM generator☆51Updated last week
- sram/rram/mram.. compiler☆35Updated last year
- DATC RDF☆50Updated 4 years ago