The-OpenROAD-Project / OpeNPDN
Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.
☆31Updated last year
Related projects: ⓘ
- ☆26Updated 2 years ago
- ☆46Updated last month
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆29Updated last month
- OpenDesign Flow Database☆15Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆38Updated last year
- Open Source Detailed Placement engine☆11Updated 4 years ago
- ☆19Updated 2 years ago
- ☆29Updated 11 months ago
- Source codes and calibration scripts for clock tree synthesis☆38Updated 4 years ago
- ☆34Updated 5 months ago
- ☆20Updated 2 years ago
- ☆67Updated 8 months ago
- EDA physical synthesis optimization kit☆49Updated 10 months ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 3 years ago
- Coriolis VLSI EDA Tool (LIP6)☆48Updated 2 weeks ago
- Workshop on Open-Source EDA Technology (WOSET)☆45Updated 2 months ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆44Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- ☆17Updated 3 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆27Updated 3 weeks ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆16Updated 5 years ago
- Macro placement tool for OpenROAD flow☆21Updated 4 years ago
- ☆18Updated last year
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆29Updated 4 years ago
- ☆37Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆15Updated 4 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆21Updated last year