The-OpenROAD-Project / OpeNPDNLinks
Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.
☆33Updated last year
Alternatives and similar repositories for OpeNPDN
Users that are interested in OpeNPDN are comparing it to the libraries listed below
Sorting:
- Power grid analysis☆19Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- ☆22Updated 4 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆31Updated 3 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- ☆24Updated 4 years ago
- ☆80Updated 2 months ago
- ☆44Updated last year
- ☆25Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- ☆20Updated 3 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆44Updated 5 years ago
- A parallel global router using the Galois framework☆29Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆48Updated 4 months ago
- ☆41Updated 2 years ago
- ☆31Updated 4 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- OpenROAD's Chatbot Assistant☆15Updated this week
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- ☆31Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago