Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory macros.
☆24Jul 16, 2026Updated last week
Alternatives and similar repositories for lake
Users that are interested in lake are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆62Jul 16, 2026Updated last week
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- Next generation CGRA generator☆119Jul 16, 2026Updated last week
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- ☆82Feb 7, 2025Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 5 months ago
- ☆15May 23, 2024Updated 2 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 7 years ago
- HLS branch of Halide☆78Jul 6, 2018Updated 8 years ago
- ☆14Aug 27, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆193Mar 8, 2026Updated 4 months ago
- A modular hardware abstraction library☆55Jul 21, 2026Updated last week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 7 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆48Mar 11, 2024Updated 2 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆16Jun 13, 2021Updated 5 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆15Nov 15, 2022Updated 3 years ago
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆24May 31, 2026Updated last month
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- A lightweight, Pythonic, frontend for MLIR☆80Oct 21, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆34Nov 12, 2024Updated last year
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- C++ Header-Only Library for High-Performance Tensor-Vector Multiplication☆24Nov 2, 2025Updated 8 months ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago