Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory macros.
☆24Oct 31, 2026Updated this week
Alternatives and similar repositories for lake
Users that are interested in lake are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆61Updated this week
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- ☆82Feb 7, 2025Updated last year
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- Next generation CGRA generator☆119Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Sep 14, 2020Updated 6 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- ☆13Mar 30, 2020Updated 6 years ago
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated 3 weeks ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 7 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 7 years ago
- The PE for the second generation CGRA (garnet).☆18Oct 27, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Aug 27, 2020Updated 6 years ago
- HLS branch of Halide☆78Jul 6, 2018Updated 8 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- ☆16May 23, 2024Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 6 years ago
- A modular hardware abstraction library☆53Updated this week
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Oct 28, 2026Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- magma circuits☆265Oct 19, 2024Updated 2 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆48Mar 11, 2024Updated 2 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- ☆16Jun 13, 2021Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- ☆29Nov 5, 2021Updated 5 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Sep 15, 2020Updated 6 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- A lightweight, Pythonic, frontend for MLIR☆80Oct 21, 2023Updated 3 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆300Jun 18, 2026Updated 4 months ago
- C++ Header-Only Library for High-Performance Tensor-Vector Multiplication☆24Nov 2, 2025Updated last year
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago