StanfordAHA / lakeView external linksLinks
Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory macros.
☆24Feb 8, 2026Updated last week
Alternatives and similar repositories for lake
Users that are interested in lake are comparing it to the libraries listed below
Sorting:
- ☆62Updated this week
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Next generation CGRA generator☆118Feb 4, 2026Updated last week
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- ☆82Feb 7, 2025Updated last year
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- ☆14Aug 27, 2020Updated 5 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 2 years ago
- sram/rram/mram.. compiler☆46Sep 11, 2023Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Apr 25, 2025Updated 9 months ago
- HLS branch of Halide☆79Jul 6, 2018Updated 7 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 6 years ago
- A configurable SRAM generator☆58Aug 19, 2025Updated 5 months ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated last year
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ☆24Apr 18, 2021Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- ☆104Jun 27, 2022Updated 3 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 weeks ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆181Aug 16, 2025Updated 5 months ago
- An open-source custom cache generator.☆34Mar 14, 2024Updated last year
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- FPGA accelerated ray tracer, implemented in C++ and HLS☆29May 10, 2016Updated 9 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 11 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 4 years ago