StanfordAHA / lakeLinks
Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory macros.
☆22Updated this week
Alternatives and similar repositories for lake
Users that are interested in lake are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Next generation CGRA generator☆112Updated last week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- ☆86Updated last year
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- ☆15Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆15Updated 4 years ago
- A configurable SRAM generator☆53Updated 3 weeks ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- PACoGen: Posit Arithmetic Core Generator☆74Updated 5 years ago
- A Hardware Pipeline Description Language☆45Updated 3 weeks ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆34Updated last month
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- The OpenPiton Platform☆16Updated 11 months ago
- ☆103Updated 3 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 9 months ago
- ILA Model Database☆23Updated 4 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago