StanfordAHA / lakeLinks
Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory macros.
☆22Updated last week
Alternatives and similar repositories for lake
Users that are interested in lake are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Next generation CGRA generator☆115Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- ☆104Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- ☆87Updated last year
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆16Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆15Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- A configurable SRAM generator☆56Updated 2 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆27Updated 2 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- ILA Model Database☆23Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago