Alternatives and similar repositories for pono

Users that are interested in pono are comparing it to the libraries listed below

• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆88Updated 2 months ago
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆63Updated 10 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆96Updated this week
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆75Updated this week
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• stanford-centaur / smt-switch
  A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.
  ☆137Updated last week
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated this week
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆11Updated 4 months ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆45Updated 2 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆31Updated 6 years ago
• hkustgz-zhang-lab / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆74Updated 2 years ago
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆11Updated 3 weeks ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆81Updated last year
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated 2 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆17Updated 3 years ago
• arminbiere / gimsatul
  ☆35Updated 4 months ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 5 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆26Updated 3 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated 7 months ago
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆151Updated 4 months ago
• bitwuzla / bitwuzla
  Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…
  ☆296Updated this week
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆94Updated 4 months ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆161Updated last week
• arminbiere / satch
  SAT Solver SATCH
  ☆120Updated 3 years ago
• cuddorg / cudd
  CUDD Decision Diagram Package
  ☆147Updated this week
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆96Updated 2 months ago
• CVC4 / CVC4-archived
  CVC4 is an efficient open-source automatic theorem prover for satisfiability modulo theories (SMT) problems.
  ☆20Updated 4 years ago
• mgudemann / iimc
  ☆14Updated 7 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago