stanford-centaur / pono
Pono: A flexible and extensible SMT-based model checker
☆92Updated last month
Alternatives and similar repositories for pono:
Users that are interested in pono are comparing it to the libraries listed below
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆56Updated 9 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- Reads a state transition system and performs property checking☆76Updated 2 weeks ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆121Updated last week
- Hardware Model Checker☆39Updated this week
- The source code to the Voss II Hardware Verification Suite☆57Updated last week
- A generic parser and tool package for the BTOR2 format.☆40Updated 3 months ago
- AIGER And-Inverter-Graph Library☆69Updated last week
- BTOR2 MLIR project☆25Updated last year
- ☆34Updated 8 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆24Updated 2 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 8 months ago
- CAQE is a solver for quantified Boolean formulas☆31Updated last year
- A translation validation framework for MLIR☆81Updated 4 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- MonoSAT - An SMT solver for Monotonic Theories☆111Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆13Updated 2 years ago
- Recent papers related to hardware formal verification.☆68Updated last year
- Solver for Constrained Horn Clauses☆36Updated this week
- Approximate Model Counter☆74Updated last week
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆150Updated 5 months ago
- A delta debugger for SMT benchmarks in SMT-LIB v2.☆53Updated 10 months ago
- FPGA synthesis tool powered by program synthesis☆41Updated 3 months ago
- Verilog development and verification project for HOL4☆25Updated 4 months ago
- Bit-bLAsting solving Non-linear integer constraints.☆21Updated 8 months ago
- Random Generator of Btor2 Files☆9Updated last year
- A model checker based on SAT solving and induction☆13Updated 9 years ago
- Verification-condition-generation-based verifier for the Viper intermediate verification language.☆30Updated last week