Pono: A flexible and extensible SMT-based model checker
☆117Feb 5, 2026Updated last month
Alternatives and similar repositories for pono
Users that are interested in pono are comparing it to the libraries listed below
Sorting:
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆139Feb 24, 2026Updated last week
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- ☆19Jul 12, 2024Updated last year
- ☆15Nov 9, 2022Updated 3 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- ☆14Sep 14, 2020Updated 5 years ago
- Hardware Formal Verification Tool☆88Updated this week
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- ☆25Nov 2, 2025Updated 4 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆82Jul 3, 2024Updated last year
- ☆14Jan 3, 2018Updated 8 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- ☆104Jun 27, 2022Updated 3 years ago
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆25Apr 21, 2023Updated 2 years ago
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated last year
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- Multi-engine SMT-based automatic model checker for safety properties of Lustre programs☆116Feb 27, 2026Updated last week
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- A model checker based on SAT solving and induction☆15Mar 27, 2015Updated 10 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.☆355Aug 23, 2024Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆64May 31, 2015Updated 10 years ago
- SRI Sally: A model checker for infinite-state systems.☆77Jul 31, 2025Updated 7 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Feb 24, 2026Updated last week
- Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…☆313Feb 25, 2026Updated last week
- ☆14Jun 18, 2023Updated 2 years ago