Alternatives and similar repositories for CS448H

Users that are interested in CS448H are comparing it to the libraries listed below

• rdaly525 / coreir
  ☆104Updated 3 years ago
• benjmarshall / hlsclt
  A Vivado HLS Command Line Helper Tool
  ☆36Updated 4 years ago
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• UCSBarchlab / PyRTL
  A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…
  ☆294Updated 2 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆71Updated 2 years ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆59Updated last year
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆57Updated 5 years ago
• cdonovick / peak
  Peak : Processor Specification Language ala Newell and Bell's ISP
  ☆20Updated 2 years ago
• scale-lab / la-core
  Linear algebra accelerators for RISC-V (published in ICCD 17)
  ☆66Updated 8 years ago
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆127Updated last year
• StanfordAHA / CGRAFlow
  Integration test for entire CGRA flow
  ☆12Updated 6 years ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆93Updated 2 years ago
• phanrahan / magma
  magma circuits
  ☆264Updated last year
• ucsc-vama / essent
  high-performance RTL simulator
  ☆186Updated last year
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆23Updated 3 weeks ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• cambridgehackers / connectal
  Connectal is a framework for software-driven hardware development.
  ☆176Updated 2 years ago
• Xilinx / XilinxUnisimLibrary
  Xilinx Unisim Library in Verilog
  ☆86Updated 5 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 4 years ago
• fangism / hackt
  Hierarchical Asynchronous Circuit Kompiler Toolkit
  ☆24Updated last month
• phanrahan / mantle
  mantle library
  ☆44Updated 3 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆90Updated 3 weeks ago
• lana555 / dynamatic
  ☆87Updated last year
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆55Updated 6 years ago
• StanfordAHA / Halide-to-Hardware_archive
  ☆82Updated last year
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆118Updated last week
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆32Updated 11 years ago
• jingpu / Halide-HLS
  HLS branch of Halide
  ☆79Updated 7 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆34Updated 7 years ago
• cornell-brg / pymtl
  Python-based hardware modeling framework
  ☆245Updated 6 years ago