rschlaikjer / fpga-3-softcoresLinks
Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware
☆13Updated 4 years ago
Alternatives and similar repositories for fpga-3-softcores
Users that are interested in fpga-3-softcores are comparing it to the libraries listed below
Sorting:
- A complete HDMI transmitter implementation in VHDL☆22Updated last month
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆56Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆19Updated 6 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆79Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Portable HyperRAM controller☆56Updated 7 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 7 months ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 5 months ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Re-coded Gowin GW1N primitives for Verilator use☆18Updated 2 years ago
- HDMI Out VHDL code for 7-series Xilinx FPGAs☆56Updated 2 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆37Updated last year
- ☆33Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆133Updated 4 months ago
- Demo projects for various Kintex FPGA boards☆60Updated 2 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆63Updated last week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆21Updated 11 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago