Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware
☆13Aug 24, 2020Updated 5 years ago
Alternatives and similar repositories for fpga-3-softcores
Users that are interested in fpga-3-softcores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- Wishbone interconnect utilities☆44Feb 23, 2026Updated 2 months ago
- Re-coded Gowin GW1N primitives for Verilator use☆23Aug 19, 2022Updated 3 years ago
- ☆23Oct 10, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Companion code and schematics for my breadboard Z80 series☆11Dec 6, 2020Updated 5 years ago
- A Motorola 68000 Computer☆24Jun 1, 2019Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Interface Z80 with machine language monitor running on Arduino☆15Jun 20, 2023Updated 2 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Simulating Verilog designs on a microcontroller☆14Sep 13, 2022Updated 3 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 8 years ago
- A simple 28C16 EEPROM writer for Arduino Nano or Uno☆17Dec 16, 2025Updated 4 months ago
- A Basic programmable educational retro-minicomputer equipped with a MOS 6502☆17Feb 19, 2024Updated 2 years ago
- Implementing Domain-Specific Languages with Xtext and Xtend, published by Packt☆14Jan 30, 2023Updated 3 years ago
- ☆16Jan 12, 2021Updated 5 years ago
- A Thoroughly Tested Verilog Implementation of a Z80 Compatible Processor Architecture☆17Mar 31, 2021Updated 5 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆15Mar 11, 2019Updated 7 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ADPCM decoder compatible with OKI 6295☆15Jan 6, 2025Updated last year
- Assume-Guarantee REasoning Environment☆22Dec 3, 2025Updated 5 months ago
- ☆24Apr 12, 2026Updated 3 weeks ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 6 months ago
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆22Aug 21, 2022Updated 3 years ago
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 2 months ago
- Migrated to codeberg☆27Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- port of Stephen A. Edwards apple2fpga to ULX3S☆18Mar 27, 2024Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆221Updated this week
- EspNow RC Link project to create transmitter module for esp-fc☆33Nov 28, 2025Updated 5 months ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- FPGA Tetris written in Verilog☆15Apr 26, 2018Updated 8 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 6 years ago
- Based heavily on zet.aluzina.org and Terasic DE0☆18Nov 29, 2019Updated 6 years ago