rschlaikjer / fpga-3-softcores
Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware
☆10Updated 4 years ago
Alternatives and similar repositories for fpga-3-softcores:
Users that are interested in fpga-3-softcores are comparing it to the libraries listed below
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆21Updated 10 years ago
- Simple fixed-cycle SDRAM Controller☆25Updated 5 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- rtf8088☆10Updated 10 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆9Updated 9 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆15Updated this week
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 2 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆27Updated 5 years ago
- MMU for Z80 and eZ80☆15Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- mystorm sram test☆27Updated 7 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆37Updated 2 months ago
- Design a CPU in VHDL☆10Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- fpga i2c rtc oled based clock with alarm supports buzzer☆14Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- ☆31Updated 11 months ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- ☆15Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆18Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆59Updated 6 years ago