SystemVerilog file list pruner
☆16Feb 18, 2026Updated last week
Alternatives and similar repositories for prunefl
Users that are interested in prunefl are comparing it to the libraries listed below
Sorting:
- Open-source PDK version manager☆39Nov 25, 2025Updated 3 months ago
- ☆18Jan 15, 2026Updated last month
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- Making cocotb testbenches that bit easier☆37Updated this week
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- Coverview☆28Jan 29, 2026Updated last month
- Filelist generator☆20Feb 3, 2026Updated last month
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- ☆21Feb 20, 2026Updated last week
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 7 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆83Jan 28, 2026Updated last month
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆42Jul 11, 2025Updated 7 months ago
- ☆35Jan 23, 2026Updated last month
- Parasitic Extraction for KLayout☆39Feb 20, 2026Updated last week
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Jun 22, 2025Updated 8 months ago
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- KLayout Web Viewer☆33Feb 21, 2025Updated last year
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆347Updated this week
- ☆14May 24, 2025Updated 9 months ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆210Feb 21, 2026Updated last week
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆57Feb 18, 2026Updated last week
- Verilog hardware abstraction library☆46Feb 23, 2026Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Feb 20, 2026Updated last week
- Control and status register code generator toolchain☆177Updated this week
- Python interface for cross-calling with HDL☆47Updated this week
- A complete open-source design-for-testing (DFT) Solution☆180Aug 30, 2025Updated 6 months ago