SystemVerilog file list pruner
☆18Mar 2, 2026Updated 4 months ago
Alternatives and similar repositories for prunefl
Users that are interested in prunefl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA systolic array AI engine☆37Jan 2, 2026Updated 6 months ago
- Coverview☆31Jun 3, 2026Updated last month
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 9 months ago
- ☆17Jun 22, 2026Updated last month
- ☆15May 24, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- [WIP] Open-source DFT flow☆40May 9, 2026Updated 2 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 10 months ago
- wafer.space GF180MCU Run 1☆37Apr 27, 2026Updated 2 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 8 months ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆17Dec 14, 2025Updated 7 months ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆21Jun 14, 2026Updated last month
- ☆37Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆47Jul 11, 2025Updated last year
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Waveform Viewer Extension for VScode☆348Jul 14, 2026Updated last week
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆45Feb 23, 2026Updated 4 months ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 2 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- ☆46Updated this week
- OpenSoC Fabric - A Network-On-Chip Generator☆17Jun 12, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 8 months ago
- Open-source PDK version manager☆56Jul 9, 2026Updated last week
- Curriculum for a university course to teach chip design using open source EDA tools☆151Oct 21, 2023Updated 2 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 8 years ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Jun 26, 2026Updated 3 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated 2 weeks ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆60Jun 7, 2026Updated last month
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆39Jun 2, 2026Updated last month
- Open source ISS and logic RISC-V 32 bit project☆62Jan 20, 2026Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 7 months ago
- Making cocotb testbenches that bit easier☆40Feb 28, 2026Updated 4 months ago
- Digital Design Equivalence Checking☆78Updated this week
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆25Jan 24, 2026Updated 5 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year