SystemVerilog file list pruner
☆19Sep 14, 2026Updated 3 weeks ago
Alternatives and similar repositories for prunefl
Users that are interested in prunefl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA systolic array AI engine☆37Jan 2, 2026Updated 9 months ago
- Coverview☆35Updated this week
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 11 months ago
- ☆18Jun 22, 2026Updated 3 months ago
- ☆15May 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated last month
- wafer.space GF180MCU Run 1☆42Updated this week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆63Jul 25, 2026Updated 2 months ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 9 months ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 3 months ago
- ☆40Sep 10, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- RTLMeter benchmark suite☆33Updated this week
- Waveform Viewer Extension for VScode☆361Sep 30, 2026Updated last week
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆24Aug 10, 2023Updated 3 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- ☆48Updated this week
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆51Jul 22, 2026Updated 2 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 10 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆45Jun 2, 2026Updated 4 months ago
- Open-source PDK version manager☆67Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆175Oct 21, 2023Updated 2 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 8 years ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated last month
- Open source ISS and logic RISC-V 32 bit project☆64Sep 1, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆74Jun 7, 2026Updated 4 months ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 9 months ago
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 8 months ago
- Fabric generator and CAD tools graphical frontend☆19Updated this week
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Digital Design Equivalence Checking☆110Updated this week