128KB AXI cache (32-bit in, 256-bit out)
☆55May 10, 2021Updated 4 years ago
Alternatives and similar repositories for core_axi_cache
Users that are interested in core_axi_cache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 7 months ago
- DMA core compatible with AHB3-Lite☆12Mar 30, 2019Updated 7 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆22Dec 22, 2020Updated 5 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆21Jul 18, 2019Updated 6 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- HW JPEG decoder wrapper with AXI-4 DMA☆38Oct 25, 2020Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- ☆61Aug 30, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Verification IP for APB protocol☆75Dec 18, 2020Updated 5 years ago
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆17Jul 3, 2025Updated 9 months ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Testbenches for HDL projects☆23Updated this week
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆216Apr 3, 2026Updated last week