ultraembedded / core_axi_cacheLinks
128KB AXI cache (32-bit in, 256-bit out)
☆53Updated 4 years ago
Alternatives and similar repositories for core_axi_cache
Users that are interested in core_axi_cache are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- ☆64Updated 3 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- ☆37Updated 6 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆20Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- ☆21Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- ☆67Updated 4 years ago
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- ☆29Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- ☆30Updated last month
- AXI Interconnect☆53Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 4 months ago
- ☆26Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago