ultraembedded / core_axi_cacheLinks
128KB AXI cache (32-bit in, 256-bit out)
☆53Updated 4 years ago
Alternatives and similar repositories for core_axi_cache
Users that are interested in core_axi_cache are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆34Updated 6 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Implementation of the PCIe physical layer☆49Updated last month
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- verification of simple axi-based cache☆18Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- ☆60Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆29Updated 5 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- ☆20Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- ☆21Updated 5 years ago
- ☆64Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆24Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- AXI Interconnect☆52Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago