ultraembedded / core_axi_cacheLinks
128KB AXI cache (32-bit in, 256-bit out)
☆51Updated 4 years ago
Alternatives and similar repositories for core_axi_cache
Users that are interested in core_axi_cache are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆51Updated last year
- ☆34Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- ☆55Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- ☆59Updated 4 years ago
- ☆29Updated 4 years ago
- ☆21Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- ☆20Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AXI Interconnect☆49Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated 3 weeks ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 months ago