ultraembedded / core_axi_cacheLinks
128KB AXI cache (32-bit in, 256-bit out)
☆49Updated 4 years ago
Alternatives and similar repositories for core_axi_cache
Users that are interested in core_axi_cache are comparing it to the libraries listed below
Sorting:
- verification of simple axi-based cache☆18Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆33Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- ☆20Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- ☆28Updated 4 years ago
- ☆51Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 7 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- ☆21Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- ☆49Updated 6 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- AXI Interconnect☆49Updated 3 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago