A Risc-V SoC for Tiny Tapeout
☆51Dec 2, 2025Updated 3 months ago
Alternatives and similar repositories for tinyQV
Users that are interested in tinyQV are comparing it to the libraries listed below
Sorting:
- RISC-V RV32E core designed for minimal area☆26Nov 17, 2024Updated last year
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- ☆21May 8, 2025Updated 10 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last month
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Mar 5, 2026Updated 2 weeks ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- CMake based hardware build system☆35Updated this week
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated 3 weeks ago
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- An open-source implementation of the VADL processor description language.☆47Updated this week
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆14Jun 13, 2025Updated 9 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆55Nov 16, 2023Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆60Nov 14, 2025Updated 4 months ago
- Custom 6502 Video Game Console☆13Mar 3, 2026Updated 2 weeks ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆56Jun 6, 2025Updated 9 months ago
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆21May 16, 2025Updated 10 months ago
- IO expansion board compatible with Digilent Arty A7☆11Aug 7, 2023Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆84Jan 28, 2026Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆206Updated this week
- Synthesizable Uxn CPU☆17Jul 14, 2022Updated 3 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- PLL Designs on Skywater 130nm MPW☆24Dec 3, 2023Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- OpenGL 1.x implementation for FPGAs☆115Mar 13, 2026Updated last week
- Soft USB for LiteX☆51Oct 6, 2025Updated 5 months ago
- A catalog of my old-school GFX effects☆43Jan 30, 2024Updated 2 years ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- A Racket-based Forth / Macro Assembler on steroids for PIC18F☆41Jul 8, 2023Updated 2 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆43Apr 11, 2024Updated last year
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- ☆33Jan 7, 2025Updated last year
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated 2 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- 3-stage RV32IMACZb* processor with debug☆1,015Mar 14, 2026Updated last week