MichaelBell / tinyQV
A Risc-V SoC for Tiny Tapeout
☆15Updated last week
Alternatives and similar repositories for tinyQV:
Users that are interested in tinyQV are comparing it to the libraries listed below
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆87Updated 5 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆33Updated 3 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆54Updated this week
- ☆36Updated 2 years ago
- Wishbone interconnect utilities☆38Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 2 months ago
- RISC-V Nox core☆62Updated 6 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆43Updated last year
- ☆13Updated 2 years ago
- An automatic clock gating utility☆43Updated 7 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆34Updated 2 weeks ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆67Updated 2 years ago
- ☆31Updated last month
- ☆33Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- A pipelined RISC-V processor☆50Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆51Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆30Updated 2 weeks ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆73Updated this week
- ☆19Updated 6 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 5 months ago
- ☆59Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago