MichaelBell / tinyQVLinks
A Risc-V SoC for Tiny Tapeout
☆18Updated 3 months ago
Alternatives and similar repositories for tinyQV
Users that are interested in tinyQV are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated last week
- RISC-V RV32E core designed for minimal area☆16Updated 7 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- A Fully Open-Source Verilog-to-PCB Flow☆21Updated 11 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆46Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆41Updated last week
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- ☆14Updated 3 years ago
- ☆35Updated 7 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 3 years ago
- RISC-V Nox core☆64Updated 3 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆18Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- ☆36Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated 3 weeks ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆29Updated 6 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- ☆34Updated 4 years ago
- An automatic clock gating utility☆49Updated 2 months ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago