MichaelBell / tinyQV
A Risc-V SoC for Tiny Tapeout
☆16Updated last month
Alternatives and similar repositories for tinyQV:
Users that are interested in tinyQV are comparing it to the libraries listed below
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 4 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆19Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- ☆34Updated 5 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- RISC-V Nox core☆62Updated 3 weeks ago
- An automatic clock gating utility☆46Updated this week
- A padring generator for ASICs☆25Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- ☆36Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- Fabric generator and CAD tools graphical frontend☆12Updated last year
- ☆31Updated 3 months ago
- SAR ADC on tiny tapeout☆38Updated 2 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆90Updated 7 months ago
- A Fully Open-Source Verilog-to-PCB Flow☆21Updated 9 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆54Updated this week
- Wishbone interconnect utilities☆39Updated 2 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆41Updated 4 months ago
- Reusable Verilog 2005 components for FPGA designs☆41Updated last month
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- ☆20Updated 8 months ago
- LunaPnR is a place and router for integrated circuits☆46Updated 4 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- ☆33Updated 2 years ago
- ☆68Updated 7 months ago