A Risc-V SoC for Tiny Tapeout
☆55Jul 12, 2026Updated last week
Alternatives and similar repositories for tinyQV
Users that are interested in tinyQV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated last month
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- TinyQV - Crowdsourced Risc-V SoC☆38Updated this week
- ☆21May 8, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated 2 weeks ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆41Jul 14, 2026Updated last week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- A dual-socket USB host PMOD module.☆17Mar 20, 2025Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated 2 months ago
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- ☆20May 25, 2026Updated last month
- ☆23Oct 6, 2025Updated 9 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆17Apr 27, 2026Updated 2 months ago
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆24Jun 25, 2026Updated 3 weeks ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated 2 weeks ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆44Apr 11, 2024Updated 2 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 10 months ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Jul 14, 2026Updated last week
- CMake based hardware build system☆44Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SiliconCompiler Design Gallery☆77Jul 10, 2026Updated last week
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆22Jun 19, 2026Updated last month
- A VM that uses LFSR instead of a normal program counter that runs Forth☆17Apr 14, 2026Updated 3 months ago
- ☆44Oct 6, 2022Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆20Jun 13, 2025Updated last year
- 3-stage RV32IMACZb* processor with debug☆1,074Apr 23, 2026Updated 2 months ago
- ☆33Jan 7, 2025Updated last year
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V out-of-order core for education and research purposes☆92Updated this week
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated last month
- 👾 Complete Quartus Project for FPGA-based-3D-renderer☆18Jul 13, 2021Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- SPI RAM Emulation on Pico☆42Jul 30, 2023Updated 2 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆142Sep 1, 2024Updated last year