A Risc-V SoC for Tiny Tapeout
☆60Jul 12, 2026Updated 2 months ago
Alternatives and similar repositories for tinyQV
Users that are interested in tinyQV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Jun 18, 2026Updated 3 months ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- TinyQV - Crowdsourced Risc-V SoC☆39Aug 12, 2026Updated last month
- ☆21May 8, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 2 months ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 5 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆44Aug 12, 2026Updated last month
- ☆21Updated this week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Jul 23, 2026Updated last month
- ☆25Oct 6, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆26Jul 30, 2026Updated last month
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆22Apr 20, 2026Updated 5 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated 2 weeks ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆20Apr 27, 2026Updated 4 months ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆44Apr 11, 2024Updated 2 years ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Aug 27, 2026Updated 3 weeks ago
- CMake based hardware build system☆45Aug 31, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A VM that uses LFSR instead of a normal program counter that runs Forth☆17Apr 14, 2026Updated 5 months ago
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- SiliconCompiler Design Gallery☆78Sep 12, 2026Updated last week
- ☆44Oct 6, 2022Updated 3 years ago
- ☆16Jun 30, 2025Updated last year
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆21Jun 13, 2025Updated last year
- ☆33Jan 7, 2025Updated last year
- 3-stage RV32IMACZb* processor with debug☆1,110Aug 29, 2026Updated 3 weeks ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆23Jun 19, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 5 months ago
- A configurable SRAM generator☆69Updated this week
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Sep 6, 2026Updated 2 weeks ago
- RISC-V out-of-order core for education and research purposes☆99Updated this week
- TinyTapeout demo pcb's RP2040 functionality☆27Sep 8, 2026Updated last week
- 👾 Complete Quartus Project for FPGA-based-3D-renderer☆18Jul 13, 2021Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 10 months ago