MichaelBell / tinyQV
A Risc-V SoC for Tiny Tapeout
☆15Updated this week
Alternatives and similar repositories for tinyQV:
Users that are interested in tinyQV are comparing it to the libraries listed below
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- ☆34Updated 3 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- ☆36Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated 2 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- SAR ADC on tiny tapeout☆39Updated last month
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated 2 weeks ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 3 months ago
- ☆19Updated 7 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆31Updated last week
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆39Updated last month
- A Fully Open-Source Verilog-to-PCB Flow☆20Updated 8 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆66Updated 6 months ago
- RISC-V Nox core☆62Updated 7 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆58Updated this week
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Wishbone interconnect utilities☆38Updated last month
- A padring generator for ASICs☆25Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆33Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- ☆31Updated 2 months ago