MichaelBell / tinyQVLinks
A Risc-V SoC for Tiny Tapeout
☆37Updated this week
Alternatives and similar repositories for tinyQV
Users that are interested in tinyQV are comparing it to the libraries listed below
Sorting:
- RISC-V RV32E core designed for minimal area☆21Updated 10 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆50Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆57Updated 3 weeks ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆21Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- ☆70Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆67Updated this week
- ☆36Updated 10 months ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆73Updated last month
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- RISC-V Nox core☆68Updated 2 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- A Fully Open-Source Verilog-to-PCB Flow☆22Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆17Updated 2 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago