MichaelBell / tinyQV
A Risc-V SoC for Tiny Tapeout
☆10Updated 4 months ago
Related projects: ⓘ
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆28Updated 3 years ago
- RISC-V Playground on Nandland Go☆13Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 6 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆39Updated 10 months ago
- LunaPnR is a place and router for integrated circuits☆40Updated last month
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆11Updated 11 months ago
- Dual-issue RV64IM processor for fun & learning☆56Updated last year
- A pipelined RISC-V processor☆47Updated 9 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 6 months ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆37Updated this week
- FPGA based microcomputer sandbox for software and RTL experimentation☆41Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 3 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆19Updated 10 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆63Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆70Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆13Updated 2 years ago
- SAR ADC on tiny tapeout☆31Updated 2 months ago
- KLayout technology files for ASAP7 FinFET educational process☆18Updated last year
- USB virtual model in C++ for Verilog☆26Updated 2 weeks ago
- ☆31Updated last month
- ☆35Updated 2 years ago
- ☆12Updated 2 years ago
- ☆29Updated 3 years ago
- ☆31Updated last year
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆12Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆46Updated 2 weeks ago
- A padring generator for ASICs☆22Updated last year
- Wishbone interconnect utilities☆34Updated 3 months ago