MichaelBell / tinyQV
A Risc-V SoC for Tiny Tapeout
☆11Updated this week
Related projects ⓘ
Alternatives and complementary repositories for tinyQV
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆73Updated 2 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- ☆36Updated 2 years ago
- A pipelined RISC-V processor☆48Updated 11 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆45Updated this week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆40Updated last year
- ☆31Updated last week
- An automatic clock gating utility☆43Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- RISC-V Nox core☆61Updated 3 months ago
- LunaPnR is a place and router for integrated circuits☆44Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆66Updated last week
- Dual-issue RV64IM processor for fun & learning☆57Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 5 months ago
- ☆29Updated 3 years ago
- ☆29Updated 2 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 8 months ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- Wishbone interconnect utilities☆37Updated 6 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week
- ☆57Updated 3 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆35Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- ☆33Updated 2 years ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- ☆14Updated 4 years ago