MichaelBell / tinyQVLinks
A Risc-V SoC for Tiny Tapeout
☆35Updated last week
Alternatives and similar repositories for tinyQV
Users that are interested in tinyQV are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆48Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆20Updated 2 months ago
- RISC-V RV32E core designed for minimal area☆21Updated 9 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆56Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- ☆70Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆71Updated 2 weeks ago
- RISC-V Nox core☆68Updated last month
- ☆36Updated 10 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated last week
- ☆34Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated this week
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆79Updated this week
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆49Updated 2 years ago