chili-chips-ba / openCologneLinks
Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples => https://www.chili-chips.xyz/open-cologne | Also see https://nanoxplore.com
☆77Updated last week
Alternatives and similar repositories for openCologne
Users that are interested in openCologne are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated 3 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- Nix flake for openXC7☆42Updated 6 months ago
- An open-source HDL register code generator fast enough to run in real time.☆74Updated last month
- ☆70Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Fabric generator and CAD tools graphical frontend☆16Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Updated 2 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆32Updated 8 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated last week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated last month
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- ☆56Updated 3 months ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆69Updated 3 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated 3 months ago
- FuseSoC standard core library☆147Updated 4 months ago
- Demo projects for various Kintex FPGA boards☆62Updated 5 months ago
- ☆137Updated 10 months ago
- A compact, configurable RISC-V core☆12Updated 2 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆116Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- System on Chip toolkit for Amaranth HDL☆93Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆44Updated last week