Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples => https://www.chili-chips.xyz/open-cologne | Also see https://nanoxplore.com
☆98May 8, 2026Updated 2 months ago
Alternatives and similar repositories for openCologne
Users that are interested in openCologne are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23Updated this week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆77Jul 11, 2026Updated 2 weeks ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆89May 8, 2026Updated 2 months ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆82Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 8 months ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆20Apr 7, 2026Updated 3 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆45Mar 24, 2026Updated 4 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 5 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 6 months ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Curated Directory of Awesome Cologne Chips' GateMate FPGA Links.☆28Feb 21, 2026Updated 5 months ago
- Master-thesis-final☆20Oct 9, 2023Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 5 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆27Updated this week
- ☆33Jan 7, 2025Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- Portable HyperRAM controller☆69Dec 8, 2024Updated last year
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,335Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆280Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Coriolis VLSI EDA Tool (LIP6)☆91Updated this week
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆71Jan 30, 2026Updated 5 months ago
- ☆16Apr 24, 2025Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆76Apr 22, 2026Updated 3 months ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- ☆23Oct 10, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆237Updated this week
- Raptor end-to-end FPGA Compiler and GUI☆99Dec 11, 2024Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-V☆13Jan 5, 2021Updated 5 years ago
- FPGA based WiFi Intrusion detection system☆37Updated this week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago