chili-chips-ba / openCologneView external linksLinks
Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples => https://www.chili-chips.xyz/open-cologne | Also see https://nanoxplore.com
☆88Oct 16, 2025Updated 3 months ago
Alternatives and similar repositories for openCologne
Users that are interested in openCologne are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated 11 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Feb 3, 2026Updated last week
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆75Dec 30, 2025Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆28Jan 17, 2026Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Nov 14, 2025Updated 3 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆36Dec 8, 2025Updated 2 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Feb 2, 2026Updated last week
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 6 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- CRUVI Standard Specifications☆20May 6, 2024Updated last year
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆57Updated this week
- FPGA based WiFi Intrusion detection system☆36Jan 4, 2026Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆82Feb 2, 2026Updated last week
- Simple extension boards for Olimex GateMate FPGA Board☆18Jun 30, 2025Updated 7 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- LiteX-based gateware for LimeSDR boards.☆18Updated this week
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆55Updated this week
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,299Jan 27, 2026Updated 2 weeks ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 4 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Control and status register code generator toolchain☆173Dec 3, 2025Updated 2 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆23Dec 5, 2024Updated last year
- Coriolis VLSI EDA Tool (LIP6)☆78Jan 25, 2026Updated 3 weeks ago
- ☆33Jan 7, 2025Updated last year
- Using fixed-point arithmetic in a modern FPGA to produce cool sounds by modeling a 1970s-era Moog-like synthesizer.☆22Dec 2, 2018Updated 7 years ago
- FPGA250 aboard the eFabless Caravel☆32Dec 22, 2020Updated 5 years ago
- LiteX development baseboards arround the SQRL Acorn.☆73Mar 17, 2025Updated 10 months ago
- ☆10Jun 26, 2025Updated 7 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆54Dec 9, 2025Updated 2 months ago
- ☆18Dec 6, 2020Updated 5 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆201Updated this week
- Fabric generator and CAD tools.☆217Feb 7, 2026Updated last week
- Miscellaneous ULX3S examples (advanced)☆82Feb 7, 2026Updated last week
- A powerful, hackable FPGA-based audio multitool for Eurorack.☆130Feb 8, 2026Updated last week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Jul 21, 2019Updated 6 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago