Greyhound on IHP SG13G2 0.13 μm BiCMOS process
☆84Jan 28, 2026Updated last month
Alternatives and similar repositories for greyhound-ihp
Users that are interested in greyhound-ihp are comparing it to the libraries listed below
Sorting:
- ☆33Jan 7, 2025Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆219Updated this week
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 7 months ago
- Open-source PDK version manager☆40Nov 25, 2025Updated 3 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated 2 months ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Sep 25, 2025Updated 5 months ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆17Feb 20, 2026Updated 2 weeks ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆29Nov 28, 2025Updated 3 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆176Feb 28, 2026Updated last week
- SpiceBind – spice inside HDL simulator☆57Jun 30, 2025Updated 8 months ago
- ☆59Mar 31, 2025Updated 11 months ago
- Scalable Interface for RISC-V ISA Extensions☆23Mar 1, 2026Updated last week
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- SystemVerilog file list pruner☆16Mar 2, 2026Updated last week
- Course material for a basic hands-on analog circuit design course with IC emphasis☆192Updated this week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆58Feb 26, 2026Updated last week
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆35Feb 25, 2026Updated last week
- Parametrized RTL benchmark suite☆24Feb 6, 2026Updated last month
- ASIC implementation flow infrastructure, successor to OpenLane☆315Updated this week
- SystemVerilog frontend for Yosys☆203Feb 22, 2026Updated 2 weeks ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆685Updated this week
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆83Feb 18, 2026Updated 2 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated last month
- ☆19Oct 6, 2025Updated 5 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆144Feb 2, 2026Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆212Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Home of the open-source EDA course.☆53Jun 12, 2025Updated 8 months ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- Parasitic Extraction for KLayout☆39Mar 2, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- An automatic clock gating utility☆52Apr 15, 2025Updated 10 months ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated last year
- Blender GDSII Importer with PDK Support☆83Feb 22, 2026Updated 2 weeks ago
- Converts GDSII files to STL files.☆52Apr 22, 2020Updated 5 years ago