mole99 / greyhound-ihpLinks
Greyhound on IHP SG13G2 0.13 μm BiCMOS process
☆53Updated 3 weeks ago
Alternatives and similar repositories for greyhound-ihp
Users that are interested in greyhound-ihp are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated last week
- ☆70Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆67Updated 2 weeks ago
- ASIC implementation flow infrastructure☆80Updated last week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- SAR ADC on tiny tapeout☆42Updated 6 months ago
- ☆36Updated 9 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆55Updated 4 months ago
- SpiceBind – spice inside HDL simulator☆53Updated last month
- A Risc-V SoC for Tiny Tapeout☆30Updated last week
- RISC-V Nox core☆68Updated last month
- Fabric generator and CAD tools graphical frontend☆14Updated 3 weeks ago
- A pipelined RISC-V processor☆57Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- ☆55Updated last month
- Flip flop setup, hold & metastability explorer tool☆46Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated 2 weeks ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated last month
- ☆32Updated 7 months ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆28Updated 9 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An automatic clock gating utility☆50Updated 4 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆26Updated 2 weeks ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆49Updated 4 months ago