mole99 / greyhound-ihpLinks
Greyhound on IHP SG13G2 0.13 μm BiCMOS process
☆79Updated this week
Alternatives and similar repositories for greyhound-ihp
Users that are interested in greyhound-ihp are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆87Updated 3 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- ☆72Updated last year
- Flip flop setup, hold & metastability explorer tool☆52Updated 3 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Updated 5 months ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated last month
- SAR ADC on tiny tapeout☆45Updated 11 months ago
- RISC-V Nox core☆71Updated 6 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Updated this week
- SpiceBind – spice inside HDL simulator☆56Updated 6 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- Fabric generator and CAD tools graphical frontend☆17Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆54Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- ☆58Updated 9 months ago
- ☆33Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆118Updated 4 years ago
- An automatic clock gating utility☆51Updated 9 months ago
- ☆59Updated 6 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated last week
- This repository is for (pre-)release versions of the Revolution EDA.☆58Updated last month
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆82Updated last week
- ☆89Updated 3 months ago
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- A Risc-V SoC for Tiny Tapeout☆45Updated last month
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago