mole99 / greyhound-ihpLinks
Greyhound on IHP SG13G2 0.13 μm BiCMOS process
☆61Updated last month
Alternatives and similar repositories for greyhound-ihp
Users that are interested in greyhound-ihp are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- ☆70Updated last year
- SAR ADC on tiny tapeout☆43Updated 8 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- Fabric generator and CAD tools graphical frontend☆16Updated 2 months ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆52Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆56Updated 3 months ago
- ☆57Updated 6 months ago
- A Risc-V SoC for Tiny Tapeout☆40Updated 3 weeks ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated 2 months ago
- An automatic clock gating utility☆50Updated 6 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆44Updated last week
- ☆32Updated 9 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- Raptor end-to-end FPGA Compiler and GUI☆87Updated 10 months ago
- ☆38Updated 11 months ago
- RISC-V Nox core☆68Updated 3 months ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆29Updated 11 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆181Updated last year
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 5 months ago