☆21May 8, 2025Updated last year
Alternatives and similar repositories for qerv
Users that are interested in qerv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated last week
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- ☆19Nov 24, 2025Updated 7 months ago
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Small SERV-based SoC primarily for OpenMPW tapeout☆52Dec 18, 2025Updated 7 months ago
- Scalable Interface for RISC-V ISA Extensions☆26Updated this week
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- CMake based hardware build system☆44Updated this week
- RISC-V Scratchpad☆78Nov 18, 2022Updated 3 years ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 3 months ago
- Open source FPGA-based NIC and platform for in-network compute☆16May 22, 2024Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- wafer.space GF180MCU Run 1☆37Apr 27, 2026Updated 2 months ago
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- picorv32_soc, simulation env, FPGA, boot code, RTOS☆17Nov 6, 2018Updated 7 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆24Nov 17, 2021Updated 4 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆26Updated this week
- Examples of stylistic word clouds generated via the stylecloud Python package☆19Jan 16, 2020Updated 6 years ago
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- ☆11Sep 9, 2022Updated 3 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆237Updated this week
- A bit-serial CPU written in VHDL, with a simulator written in C.☆142Sep 1, 2024Updated last year
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆28Jun 28, 2021Updated 5 years ago
- ☆31Jun 15, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- ☆16Mar 18, 2024Updated 2 years ago
- ☆15Oct 7, 2020Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Updated this week
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago