☆21May 8, 2025Updated last year
Alternatives and similar repositories for qerv
Users that are interested in qerv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Risc-V SoC for Tiny Tapeout☆53May 29, 2026Updated 2 weeks ago
- wafer.space GF180MCU Run 1☆32Apr 27, 2026Updated last month
- CMake based hardware build system☆42Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Jun 7, 2026Updated last week
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆105May 10, 2026Updated last month
- Small SERV-based SoC primarily for OpenMPW tapeout☆52Dec 18, 2025Updated 5 months ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- RISC-V Scratchpad☆77Nov 18, 2022Updated 3 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 7 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆229Updated this week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆20Jun 4, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Qt based UI for visual and interactive composition and execution of MLIR compilation flows.☆13Apr 29, 2022Updated 4 years ago
- ☆36May 21, 2026Updated 3 weeks ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 2 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 10 months ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆32May 1, 2025Updated last year
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆275Jun 5, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wishbone SATA Controller☆26Jun 6, 2026Updated last week
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- SiliconCompiler Design Gallery☆65Updated this week
- picorv32_soc, simulation env, FPGA, boot code, RTOS☆17Nov 6, 2018Updated 7 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Fixed point math library for SystemVerilog☆44Nov 14, 2024Updated last year
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- ☆18May 1, 2020Updated 6 years ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Apr 20, 2026Updated last month
- A bit-serial CPU written in VHDL, with a simulator written in C.☆141Sep 1, 2024Updated last year
- ☆15Oct 7, 2020Updated 5 years ago
- ☆16Mar 18, 2024Updated 2 years ago
- ☆12Apr 19, 2022Updated 4 years ago