☆21May 8, 2025Updated 10 months ago
Alternatives and similar repositories for qerv
Users that are interested in qerv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Risc-V SoC for Tiny Tapeout☆51Dec 2, 2025Updated 3 months ago
- Scalable Interface for RISC-V ISA Extensions☆23Mar 16, 2026Updated last week
- CMake based hardware build system☆35Updated this week
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆85Jan 28, 2026Updated last month
- Small SERV-based SoC primarily for OpenMPW tapeout☆51Dec 18, 2025Updated 3 months ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- RISC-V Scratchpad☆75Nov 18, 2022Updated 3 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 5 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆209Mar 16, 2026Updated last week
- ☆32Jan 21, 2026Updated 2 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆16Updated this week
- Qt based UI for visual and interactive composition and execution of MLIR compilation flows.☆12Apr 29, 2022Updated 3 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆251Updated this week
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Dec 4, 2020Updated 5 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Fixed point math library for SystemVerilog☆42Nov 14, 2024Updated last year
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 4 years ago
- ☆18May 1, 2020Updated 5 years ago
- ☆14Jan 19, 2024Updated 2 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆136Sep 1, 2024Updated last year
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- ☆15Oct 7, 2020Updated 5 years ago
- ☆16Mar 18, 2024Updated 2 years ago
- ☆12Apr 19, 2022Updated 3 years ago
- An open-source implementation of the VADL processor description language.☆47Updated this week
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Jan 14, 2026Updated 2 months ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Fine Tuning Model for different NLP task☆15Jan 22, 2023Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- Blackwire overview, status, roadmap and top-level documentation.☆17Aug 21, 2023Updated 2 years ago