☆21May 8, 2025Updated last year
Alternatives and similar repositories for qerv
Users that are interested in qerv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Risc-V SoC for Tiny Tapeout☆60Jul 12, 2026Updated 2 months ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 5 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- ☆19Nov 24, 2025Updated 9 months ago
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Small SERV-based SoC primarily for OpenMPW tapeout☆53Dec 18, 2025Updated 9 months ago
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated last month
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆23Jun 19, 2026Updated 3 months ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 5 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 11 months ago
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- ☆37May 21, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated 3 weeks ago
- wafer.space GF180MCU Run 1☆41Updated this week
- Huffman encoder☆10Sep 8, 2013Updated 13 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- picorv32_soc, simulation env, FPGA, boot code, RTOS☆18Nov 6, 2018Updated 7 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- ☆11Sep 9, 2022Updated 4 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆143Sep 1, 2024Updated 2 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆28Jun 28, 2021Updated 5 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆18May 1, 2020Updated 6 years ago
- ☆16Jan 19, 2024Updated 2 years ago
- ☆16Mar 18, 2024Updated 2 years ago
- ☆16Oct 7, 2020Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- ☆12Apr 19, 2022Updated 4 years ago