olofk / qerv
☆14Updated 4 months ago
Alternatives and similar repositories for qerv:
Users that are interested in qerv are comparing it to the libraries listed below
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- PicoRV☆44Updated 5 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆69Updated 9 months ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated last week
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- ☆59Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆77Updated this week
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 3 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- sump3 logic analyzer☆19Updated 3 months ago
- A pipelined RISC-V processor☆52Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆44Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- A padring generator for ASICs☆25Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- ☆66Updated 7 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆40Updated 3 months ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week