☆22May 8, 2025Updated last year
Alternatives and similar repositories for qerv
Users that are interested in qerv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Small SERV-based SoC primarily for OpenMPW tapeout☆53Dec 18, 2025Updated 10 months ago
- A Risc-V SoC for Tiny Tapeout☆61Updated this week
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆17Feb 29, 2024Updated 2 years ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- RISC-V processor & peripherals made (almost) entirely with 74-series TTL logic chips.☆11Jul 25, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 2 months ago
- ☆19Nov 24, 2025Updated 11 months ago
- Tiny386 port to RP2350☆18Oct 1, 2026Updated last month
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated last year
- Repository containing ULX3S blink LED binaries☆16May 16, 2022Updated 4 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆231Feb 19, 2026Updated 8 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- RISC-V Scratchpad☆78Nov 18, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Qt based UI for visual and interactive composition and execution of MLIR compilation flows.☆13Apr 29, 2022Updated 4 years ago
- Huffman encoder☆10Sep 8, 2013Updated 13 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- An bare metal application project template for Vitis unified IDE to start development easily (Support for AMD (Xilinx) Kria KV260, KR260)☆10Nov 27, 2024Updated last year
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆51Jun 19, 2024Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆112Aug 31, 2026Updated 2 months ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆143Sep 1, 2024Updated 2 years ago
- wafer.space GF180MCU Run 1☆42Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Why can't the 6502 virtualize itself? Good question.☆25Mar 30, 2026Updated 7 months ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 3 weeks ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Apr 20, 2024Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Updated this week
- ☆12Jul 22, 2022Updated 4 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 7 years ago
- ☆27Oct 25, 2026Updated last week
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆28Jun 28, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- ☆11Sep 25, 2026Updated last month
- An Interactive Binary Patching Plugin for IDA Pro☆12Aug 12, 2024Updated 2 years ago
- Examples of stylistic word clouds generated via the stylecloud Python package☆19Jan 16, 2020Updated 6 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Oct 26, 2026Updated last week
- ☆12Aug 18, 2023Updated 3 years ago