☆21May 8, 2025Updated 11 months ago
Alternatives and similar repositories for qerv
Users that are interested in qerv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Risc-V SoC for Tiny Tapeout☆53Dec 2, 2025Updated 5 months ago
- wafer.space GF180MCU Run 1☆25Apr 27, 2026Updated last week
- Scalable Interface for RISC-V ISA Extensions☆25Apr 7, 2026Updated 3 weeks ago
- CMake based hardware build system☆38Apr 24, 2026Updated last week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆96Apr 10, 2026Updated 3 weeks ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆51Dec 18, 2025Updated 4 months ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- RISC-V Scratchpad☆76Nov 18, 2022Updated 3 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 6 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆220Apr 24, 2026Updated last week
- ☆32Apr 13, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆18Updated this week
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 2 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 8 months ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆32May 1, 2025Updated last year
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆262Apr 24, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- picorv32_soc, simulation env, FPGA, boot code, RTOS☆16Nov 6, 2018Updated 7 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆18Dec 4, 2020Updated 5 years ago
- SiliconCompiler Design Gallery☆64Updated this week
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Fixed point math library for SystemVerilog☆43Nov 14, 2024Updated last year
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- ☆18May 1, 2020Updated 6 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆138Sep 1, 2024Updated last year
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- ☆16Mar 18, 2024Updated 2 years ago
- ☆12Apr 19, 2022Updated 4 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago