APB Logic
☆29Aug 6, 2026Updated this week
Alternatives and similar repositories for apb
Users that are interested in apb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Apr 8, 2021Updated 5 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- Parametric GPIO Peripheral☆13Jan 30, 2025Updated last year
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆40Jun 13, 2015Updated 11 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- 💵 A simple expense tracker app created using MVVM architecture pattern. Built using Android-Jetpack Compose and Room.☆12May 5, 2026Updated 3 months ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 7 months ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆26Oct 8, 2019Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆33Nov 3, 2025Updated 9 months ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Coverview☆32Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆226Updated this week
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 7 months ago
- ☆18Jul 9, 2025Updated last year
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆23Updated this week
- 最小和算法实现☆10Jul 12, 2020Updated 6 years ago
- Simple single-port AXI memory interface☆51Jun 7, 2024Updated 2 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- ☆15Jul 5, 2019Updated 7 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆25Nov 9, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆51Mar 31, 2026Updated 4 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆19Feb 27, 2025Updated last year
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Convert original MNIST database from http://yann.lecun.com/exdb/mnist/ into CSV format☆13Jun 10, 2018Updated 8 years ago
- MICRO 2024 Evaluation Artifact for FuseMax☆17Aug 26, 2024Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- HW Design Collateral for Caliptra RoT IP☆148Updated this week