pulp-platform / apbLinks
APB Logic
☆18Updated 5 months ago
Alternatives and similar repositories for apb
Users that are interested in apb are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- ☆29Updated last month
- ☆20Updated 5 years ago
- ☆21Updated 5 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated this week
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆28Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- Simple single-port AXI memory interface☆41Updated 11 months ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Platform Level Interrupt Controller☆40Updated last year
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- Generic AXI master stub☆19Updated 10 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- General Purpose AXI Direct Memory Access☆50Updated last year
- A Verilog implementation of a processor cache.☆25Updated 7 years ago