pulp-platform / apbLinks
APB Logic
☆22Updated 2 months ago
Alternatives and similar repositories for apb
Users that are interested in apb are comparing it to the libraries listed below
Sorting:
- ☆22Updated 6 years ago
- ☆33Updated last month
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆27Updated 2 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Updated 3 years ago
- ☆21Updated 5 years ago
- Contains commonly used UVM components (agents, environments and tests).☆31Updated 7 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆20Updated 4 years ago
- A Verilog implementation of a processor cache.☆34Updated 8 years ago
- SoC Based on ARM Cortex-M3☆36Updated 8 months ago
- CORE-V MCU UVM Environment and Test Bench☆25Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆13Updated 6 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆55Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated last week
- Simple single-port AXI memory interface☆49Updated last year
- SystemVerilog modules and classes commonly used for verification☆54Updated last week
- ☆20Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- Generate UVM testbench framework template files with Python 3☆27Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆17Updated last year
- A 32 point radix-2 FFT module written in Verilog☆25Updated 5 years ago
- A simple DDR3 memory controller☆61Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago