☆53Mar 31, 2026Updated 7 months ago
Alternatives and similar repositories for FPGA_ECE8893
Users that are interested in FPGA_ECE8893 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 4 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆15Nov 19, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆395Jan 20, 2025Updated last year
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆35Aug 17, 2026Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆96Aug 11, 2026Updated 2 months ago
- Reconfigurable Stream Network Architecture☆18Aug 13, 2026Updated 2 months ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated 2 months ago
- ☆18Feb 13, 2021Updated 5 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Jun 6, 2024Updated 2 years ago
- ☆11Nov 27, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Fast Floating Point Operators for High Level Synthesis☆26Feb 23, 2023Updated 3 years ago
- Open-source 8×8 INT8 systolic array inference accelerator — from RTL to bitstream☆28Aug 2, 2026Updated 3 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆50Nov 12, 2024Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆249Dec 8, 2022Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆82Dec 19, 2022Updated 3 years ago
- Accelerating DNN inference and training on Zynq☆16Jul 22, 2020Updated 6 years ago
- ☆20Mar 21, 2023Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Fast Emulation of Approximate ViT models in PyTorch☆13Feb 13, 2024Updated 2 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Mar 30, 2022Updated 4 years ago
- ☆73Feb 16, 2023Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆24Oct 1, 2022Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆53May 20, 2026Updated 5 months ago
- ☆38Jan 20, 2022Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆79Dec 19, 2025Updated 10 months ago
- ☆24Sep 17, 2024Updated 2 years ago
- ☆10Dec 14, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆38Jul 8, 2020Updated 6 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- APB Logic☆29Sep 24, 2026Updated last month
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- Simulator for HDD/SSD, derived from the CMU PDL DiskSim, with the SSD-add-on patch from Microsoft Research applied.☆15Dec 30, 2019Updated 6 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago