CASR-HKU / AGNA-FCCM2023View external linksLinks
☆12Nov 24, 2023Updated 2 years ago
Alternatives and similar repositories for AGNA-FCCM2023
Users that are interested in AGNA-FCCM2023 are comparing it to the libraries listed below
Sorting:
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- ☆13Jul 10, 2024Updated last year
- ☆19Mar 21, 2023Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 5 months ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Feb 14, 2025Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- Systolic array implementations for Cholesky, LU, and QR decomposition☆48Nov 12, 2024Updated last year
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year
- ☆19Mar 17, 2021Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Jul 9, 2024Updated last year
- MICRO22 artifact evaluation for Sparseloop☆47Aug 8, 2022Updated 3 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Feb 7, 2023Updated 3 years ago
- ☆71Mar 22, 2020Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Nov 7, 2021Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Dec 20, 2023Updated 2 years ago
- ☆35Mar 1, 2019Updated 6 years ago
- The SEAL-CPU backend is a Reference backend engine for HEBench which is a shared library that implements the required functions specified…☆11Mar 3, 2023Updated 2 years ago
- ☆21Nov 12, 2025Updated 3 months ago
- Heterogeneous simulator for DECADES Project☆32May 23, 2024Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Aug 28, 2023Updated 2 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Apr 9, 2025Updated 10 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 5 years ago
- 基于FPGA的FFT算法并行优化☆12Mar 7, 2024Updated last year
- Implementation of the TFHE homomorphic encryption scheme.☆12May 14, 2021Updated 4 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 7 months ago
- An infrastructure for integrated EDA☆42Jul 20, 2023Updated 2 years ago
- training SNN with Resume algorithm☆10Nov 15, 2019Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆172Jul 25, 2019Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Jan 2, 2025Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- ☆12Mar 1, 2025Updated 11 months ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆25Mar 24, 2025Updated 10 months ago
- ☆12Sep 18, 2024Updated last year