CASR-HKU / AGNA-FCCM2023Links
☆12Updated last year
Alternatives and similar repositories for AGNA-FCCM2023
Users that are interested in AGNA-FCCM2023 are comparing it to the libraries listed below
Sorting:
- ☆18Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆17Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 7 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- ☆41Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆37Updated 7 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆16Updated last year
- ☆35Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- ☆35Updated 6 years ago
- ☆72Updated 2 years ago
- NeuraChip Accelerator Simulator☆14Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- ☆16Updated 3 years ago
- ☆29Updated 6 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆17Updated 9 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week
- ☆32Updated 11 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year