CASR-HKU / AGNA-FCCM2023
☆12Updated last year
Alternatives and similar repositories for AGNA-FCCM2023:
Users that are interested in AGNA-FCCM2023 are comparing it to the libraries listed below
- ☆18Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆72Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 9 months ago
- ☆26Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last month
- ☆33Updated 6 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆39Updated 9 months ago
- ☆16Updated 11 months ago
- ☆33Updated 4 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆11Updated 4 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆51Updated last week
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- ☆35Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 9 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆16Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆56Updated 3 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 2 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆31Updated this week
- ☆25Updated 11 months ago
- ☆10Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆70Updated 5 years ago