dovedevic / blimp
A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.
☆16Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for blimp
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆20Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- ☆9Updated 2 years ago
- EQueue Dialect☆39Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆18Updated last year
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆10Updated 8 months ago
- agile hardware-software co-design☆44Updated 2 years ago
- ☆35Updated 7 months ago
- ☆25Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆21Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆28Updated last year
- ☆24Updated 6 months ago
- Processing in Memory Emulation☆18Updated last year
- A graph linear algebra overlay☆49Updated last year
- A reference implementation of the Mind Mappings Framework.☆27Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- Heterogeneous simulator for DECADES Project☆28Updated 5 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆14Updated 9 months ago
- ☆23Updated 3 years ago
- ☆60Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆27Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆25Updated 8 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago