Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.
☆161Aug 21, 2026Updated last month
Alternatives and similar repositories for pequeno_riscv
Users that are interested in pequeno_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PQR5ASM is a RISC-V Assembler compliant with RV32IM☆19Aug 6, 2026Updated 2 months ago
- Single Cycle CPU using the RV32I Base Instruction set☆24Nov 5, 2025Updated 11 months ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆30Feb 19, 2025Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆46Dec 5, 2019Updated 6 years ago
- Open source ISS and logic RISC-V 32 bit project☆64Sep 1, 2026Updated last month
- RTL data structure☆69Apr 23, 2026Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- A 5-stage pipelined, rv32i core with branch prediction and hazard detection☆15Dec 11, 2025Updated 10 months ago
- APB master and slave developed in RTL.☆31Oct 25, 2025Updated 11 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆33Jun 27, 2022Updated 4 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆19Oct 29, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆15Apr 18, 2024Updated 2 years ago
- Implementation of RISC-V RV32I☆36Aug 30, 2022Updated 4 years ago
- Beti Elektronik - ddApp -10 FPGA Uygulamaları (Eğitim) Seti☆13Dec 31, 2024Updated last year
- Advanced Architecture Labs with CVA6☆83Jan 16, 2024Updated 2 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆290Updated this week
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆33Jul 6, 2026Updated 3 months ago
- A Reconfigurable RISC-V Core for Approximate Computing☆132May 30, 2025Updated last year
- Basic RISC-V Test SoC☆213Apr 7, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆138Dec 17, 2023Updated 2 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆48Updated this week
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,805Sep 18, 2021Updated 5 years ago
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 9 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Sep 22, 2026Updated 3 weeks ago
- This repository contains the design files of RISC-V Single Cycle Core☆90Dec 14, 2023Updated 2 years ago
- Open-source 8×8 INT8 systolic array inference accelerator — from RTL to bitstream☆26Aug 2, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆14Apr 29, 2024Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆730Sep 14, 2026Updated last month
- An inhouse RISC-V 32-bits CPU☆22Updated this week
- Verilog digital signal processing components☆196Oct 30, 2022Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- ☆15Sep 27, 2022Updated 4 years ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago