iammituraj / pequeno_riscvLinks
Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
☆116Updated this week
Alternatives and similar repositories for pequeno_riscv
Users that are interested in pequeno_riscv are comparing it to the libraries listed below
Sorting:
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆111Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆140Updated last month
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆49Updated 4 years ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- RISC-V Verification Interface☆103Updated last week
- Curriculum for a university course to teach chip design using open source EDA tools☆110Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆85Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Verilog/SystemVerilog Guide☆73Updated last year
- RISC-V System on Chip Template☆159Updated last month
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- ☆97Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- SystemVerilog Tutorial☆174Updated 4 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆154Updated last year
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- RISC-V microcontroller IP core developed in Verilog☆183Updated 5 months ago
- An overview of TL-Verilog resources and projects☆82Updated 6 months ago
- Generic Register Interface (contains various adapters)☆130Updated last month
- ☆13Updated 6 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆45Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago