Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
☆146Oct 2, 2025Updated 7 months ago
Alternatives and similar repositories for pequeno_riscv
Users that are interested in pequeno_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated 4 months ago
- RISC-V CPU Core☆432Jun 24, 2025Updated 11 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆33Jun 27, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL data structure☆68Apr 23, 2026Updated last month
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated 2 years ago
- Implementation of RISC-V RV32I☆30Aug 30, 2022Updated 3 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆44Jun 2, 2023Updated 2 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆22Nov 5, 2025Updated 6 months ago
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆18Oct 29, 2024Updated last year
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆30Feb 19, 2025Updated last year
- APB master and slave developed in RTL.☆25Oct 25, 2025Updated 7 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Beti Elektronik - ddApp -10 FPGA Uygulamaları (Eğitim) Seti☆13Dec 31, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆270Nov 6, 2024Updated last year
- Advanced Architecture Labs with CVA6☆82Jan 16, 2024Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,724Sep 18, 2021Updated 4 years ago
- ☆13Dec 1, 2024Updated last year
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆115Apr 22, 2026Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆533May 22, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Reconfigurable RISC-V Core for Approximate Computing☆130May 30, 2025Updated 11 months ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- A hardware component library developed with ROHD.☆113May 3, 2026Updated 3 weeks ago
- ☆22Oct 6, 2025Updated 7 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated 2 weeks ago
- ☆14Sep 27, 2022Updated 3 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆132Jul 11, 2025Updated 10 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆682Apr 16, 2026Updated last month
- Verilog digital signal processing components☆181Oct 30, 2022Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆81Dec 14, 2023Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆128Dec 17, 2023Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆337May 20, 2026Updated last week
- ☆10Nov 2, 2023Updated 2 years ago