iammituraj / pequeno_riscvView external linksLinks
Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
☆134Oct 2, 2025Updated 4 months ago
Alternatives and similar repositories for pequeno_riscv
Users that are interested in pequeno_riscv are comparing it to the libraries listed below
Sorting:
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 9 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated 3 weeks ago
- RISC-V CPU Core☆407Jun 24, 2025Updated 7 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- APB master and slave developed in RTL.☆21Oct 25, 2025Updated 3 months ago
- RTL data structure☆61Jan 6, 2026Updated last month
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆40Jun 2, 2023Updated 2 years ago
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆17Oct 29, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆24Feb 19, 2025Updated 11 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆129May 30, 2025Updated 8 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated 2 weeks ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆12Apr 18, 2024Updated last year
- ☆13Dec 1, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- Implementation of RISC-V RV32I☆28Aug 30, 2022Updated 3 years ago
- ☆18Oct 6, 2025Updated 4 months ago
- Single Cycle CPU using the RV32I Base Instruction set☆19Nov 5, 2025Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆318Updated this week
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆136Updated this week
- ☆35Feb 2, 2026Updated 2 weeks ago
- Advanced Architecture Labs with CVA6☆77Jan 16, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,640Sep 18, 2021Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Jul 11, 2025Updated 7 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- 32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications☆189Jan 31, 2026Updated 2 weeks ago
- ☆13Mar 25, 2022Updated 3 years ago
- ☆90Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- This repository contains the design files of RISC-V Pipeline Core☆65May 11, 2023Updated 2 years ago
- This is a detailed SystemVerilog course☆137Mar 4, 2025Updated 11 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆77Dec 14, 2023Updated 2 years ago
- A hardware component library developed with ROHD.☆111Feb 5, 2026Updated last week
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆58May 8, 2021Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆120Dec 17, 2023Updated 2 years ago