iammituraj / pequeno_riscvLinks
Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
☆101Updated last month
Alternatives and similar repositories for pequeno_riscv
Users that are interested in pequeno_riscv are comparing it to the libraries listed below
Sorting:
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆42Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆96Updated last year
- Basic RISC-V Test SoC☆129Updated 6 years ago
- Simple 8-bit UART realization on Verilog HDL.☆106Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆49Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆113Updated this week
- ☆96Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆92Updated last week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- The multi-core cluster of a PULP system.☆101Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- RISC-V microcontroller IP core developed in Verilog☆174Updated 2 months ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆44Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆211Updated this week
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 5 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Generic Register Interface (contains various adapters)☆121Updated last week
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- RISC-V Verification Interface☆94Updated 3 weeks ago
- An overview of TL-Verilog resources and projects☆81Updated 2 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆89Updated 3 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Introductory course into static timing analysis (STA).☆95Updated 2 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago