iammituraj / pequeno_riscvLinks
Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
☆119Updated 3 weeks ago
Alternatives and similar repositories for pequeno_riscv
Users that are interested in pequeno_riscv are comparing it to the libraries listed below
Sorting:
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- Basic RISC-V Test SoC☆153Updated 6 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆50Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Two Level Cache Controller implementation in Verilog HDL☆53Updated 5 years ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- ☆99Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆56Updated last year
- A demo system for Ibex including debug support and some peripherals☆78Updated 4 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- RISC-V Verification Interface☆107Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- RISC-V Nox core☆68Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆48Updated 3 weeks ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆89Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- ☆13Updated 6 months ago
- This repository contains the design files of RISC-V Pipeline Core☆52Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- General Purpose AXI Direct Memory Access☆60Updated last year
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago