Platform Level Interrupt Controller
☆47May 10, 2024Updated 2 years ago
Alternatives and similar repositories for plic
Users that are interested in plic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- General Purpose IO with APB4 interface☆16May 10, 2024Updated 2 years ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated 2 years ago
- Multi-Technology RAM with AHB3Lite interface☆24May 10, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12May 20, 2021Updated 5 years ago
- USB 1.1 Host and Function IP core☆26Jul 17, 2014Updated 11 years ago
- RISC-V CPU Core☆428Jun 24, 2025Updated 10 months ago
- ☆23Mar 27, 2026Updated last month
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 7 years ago
- Archery game demo for practicing event-driven programming on embedded systems.☆21Updated this week
- Very basic real time operating system for embedded systems...☆18Sep 19, 2020Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 6 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆16Nov 9, 2023Updated 2 years ago
- ☆104Apr 16, 2026Updated last month
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 3 months ago
- study uvm step by step☆11Mar 28, 2019Updated 7 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Championship Value Prediction (CVP) simulator.☆17Feb 17, 2021Updated 5 years ago
- A System on a Chip Implementation for the XuLA2-LX25 board☆17Dec 13, 2018Updated 7 years ago
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 5 months ago
- SystemVerilog Logger☆19Apr 6, 2026Updated last month
- Contains source code for sin/cos table verification using UVM☆22Mar 9, 2021Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆26Mar 8, 2026Updated 2 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆234Aug 25, 2020Updated 5 years ago
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A dedicated graphical processor for ray tracing☆22Jun 7, 2021Updated 4 years ago
- DPI module for UART-based console interaction with Verilator simulations☆25Oct 27, 2012Updated 13 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 9 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆119Sep 24, 2025Updated 7 months ago