RoaLogic / plicLinks
Platform Level Interrupt Controller
☆43Updated last year
Alternatives and similar repositories for plic
Users that are interested in plic are comparing it to the libraries listed below
Sorting:
- ☆99Updated 2 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last week
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- RISC-V Verification Interface☆107Updated 3 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- ☆21Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- ☆30Updated last month
- ☆21Updated 6 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- ☆40Updated last year
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- RISC-V Nox core☆68Updated 3 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆18Updated last year
- Connecting SystemC with SystemVerilog☆41Updated 13 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- ☆37Updated 4 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Contains commonly used UVM components (agents, environments and tests).☆30Updated 7 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 4 months ago