Platform Level Interrupt Controller
☆46May 10, 2024Updated last year
Alternatives and similar repositories for plic
Users that are interested in plic are comparing it to the libraries listed below
Sorting:
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated last year
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- ☆21Feb 20, 2026Updated last week
- USB 1.1 Host and Function IP core☆24Jul 17, 2014Updated 11 years ago
- Multi-Technology RAM with AHB3Lite interface☆25May 10, 2024Updated last year
- study uvm step by step☆10Mar 28, 2019Updated 6 years ago
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 7 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated last month
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Jun 30, 2024Updated last year
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 6 years ago
- Формирование спецификации, перечня элементов и ведомости покупных изделий по ЕСКД из Altium и KiCad☆12Jun 18, 2025Updated 8 months ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆15Nov 9, 2023Updated 2 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- ☆103Aug 29, 2025Updated 6 months ago
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 7 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 3 weeks ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Very basic real time operating system for embedded systems...☆17Sep 19, 2020Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- A System on a Chip Implementation for the XuLA2-LX25 board☆17Dec 13, 2018Updated 7 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- Championship Value Prediction (CVP) simulator.☆17Feb 17, 2021Updated 5 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Dec 2, 2018Updated 7 years ago
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- RISC-V Verification Interface☆142Jan 28, 2026Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆225Aug 25, 2020Updated 5 years ago
- A dedicated graphical processor for ray tracing☆21Jun 7, 2021Updated 4 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Nov 21, 2017Updated 8 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 6 years ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 8 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago