RoaLogic / plicLinks
Platform Level Interrupt Controller
☆43Updated last year
Alternatives and similar repositories for plic
Users that are interested in plic are comparing it to the libraries listed below
Sorting:
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- ☆97Updated 2 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆64Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆34Updated 4 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- ☆40Updated last year
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- RISC-V RV32IMAFC Core for MCU☆39Updated 8 months ago
- ☆37Updated 4 months ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- RISC-V Verification Interface☆107Updated last week
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- ☆21Updated 5 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 8 months ago
- RISC-V Nox core☆68Updated 2 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆111Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago