Platform Level Interrupt Controller
☆49May 10, 2024Updated 2 years ago
Alternatives and similar repositories for plic
Users that are interested in plic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- General Purpose IO with APB4 interface☆17May 10, 2024Updated 2 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆49May 10, 2024Updated 2 years ago
- Multi-Technology RAM with AHB3Lite interface☆25May 10, 2024Updated 2 years ago
- ☆12May 20, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- Very basic real time operating system for embedded systems...☆18Sep 19, 2020Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 6 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆19Nov 9, 2023Updated 2 years ago
- ☆105Apr 16, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V CPU Core☆442Jun 24, 2025Updated last year
- ☆26Jul 13, 2026Updated last week
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Updated this week
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 3 years ago
- Championship Value Prediction (CVP) simulator.☆17Feb 17, 2021Updated 5 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- study uvm step by step☆11Mar 28, 2019Updated 7 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 5 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 7 years ago
- A System on a Chip Implementation for the XuLA2-LX25 board☆17Dec 13, 2018Updated 7 years ago
- Archery game demo for practicing event-driven programming on embedded systems.☆30Jun 30, 2026Updated 3 weeks ago
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 months ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- A dedicated graphical processor for ray tracing☆22Jun 7, 2021Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆26Mar 8, 2026Updated 4 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- ☆13Mar 25, 2022Updated 4 years ago
- DPI module for UART-based console interaction with Verilator simulations☆26Oct 27, 2012Updated 13 years ago
- AIA IP compliant with the RISC-V AIA spec☆47Jan 27, 2025Updated last year
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 9 years ago