RoaLogic / plicLinks
Platform Level Interrupt Controller
☆41Updated last year
Alternatives and similar repositories for plic
Users that are interested in plic are comparing it to the libraries listed below
Sorting:
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- ☆97Updated last year
- General Purpose AXI Direct Memory Access☆57Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆33Updated 2 months ago
- ☆21Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- ☆40Updated last year
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- RISC-V Verification Interface☆100Updated 2 months ago
- ☆20Updated 5 years ago
- Simple single-port AXI memory interface☆44Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆69Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆62Updated 4 years ago
- ☆30Updated last month
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago