bring-your-own-core / byocLinks
The OpenPiton Platform
☆28Updated 2 years ago
Alternatives and similar repositories for byoc
Users that are interested in byoc are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Next generation CGRA generator☆115Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆87Updated last year
- ☆80Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆101Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- ☆61Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- ILA Model Database☆24Updated 5 years ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 5 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- CGRA framework with vectorization support.☆35Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- RiVEC Bencmark Suite☆122Updated 11 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- ☆20Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago