bring-your-own-core / byocLinks
The OpenPiton Platform
☆29Updated 2 years ago
Alternatives and similar repositories for byoc
Users that are interested in byoc are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- CGRA framework with vectorization support.☆32Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- The Task Parallel System Composer (TaPaSCo)☆110Updated last month
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ☆86Updated last year
- Next generation CGRA generator☆112Updated this week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- ILA Model Database☆23Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated this week
- Championship Branch Prediction 2025☆49Updated last month
- ☆81Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- high-performance RTL simulator☆168Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆59Updated this week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆92Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- RiVEC Bencmark Suite☆117Updated 7 months ago
- Project repo for the POSH on-chip network generator☆48Updated 3 months ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆45Updated this week