bring-your-own-core / byocLinks
The OpenPiton Platform
☆29Updated 2 years ago
Alternatives and similar repositories for byoc
Users that are interested in byoc are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ☆87Updated last year
- The Task Parallel System Composer (TaPaSCo)☆111Updated 3 months ago
- Next generation CGRA generator☆113Updated 3 weeks ago
- ☆81Updated last year
- ☆92Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- ☆60Updated this week
- CGRA framework with vectorization support.☆34Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆104Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- Championship Branch Prediction 2025☆53Updated 3 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated 2 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- DASS HLS Compiler☆29Updated last year