bring-your-own-core / byoc
The OpenPiton Platform
☆28Updated last year
Alternatives and similar repositories for byoc:
Users that are interested in byoc are comparing it to the libraries listed below
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Spike with a coherence supported cache model☆13Updated 8 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆105Updated 11 months ago
- ILA Model Database☆22Updated 4 years ago
- CGRA framework with vectorization support.☆27Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 8 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- ☆55Updated this week
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- ☆91Updated last year
- RISC-V Matrix Specification☆19Updated 3 months ago
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- Championship Value Prediction (CVP) simulator.☆16Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆65Updated 6 months ago
- ☆29Updated 5 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago