bring-your-own-core / byoc
The OpenPiton Platform
☆28Updated last year
Alternatives and similar repositories for byoc:
Users that are interested in byoc are comparing it to the libraries listed below
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- ILA Model Database☆22Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- ☆91Updated last year
- CGRA framework with vectorization support.☆29Updated 2 weeks ago
- ☆86Updated last year
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆32Updated 5 years ago
- Spike with a coherence supported cache model☆13Updated 9 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆53Updated 3 years ago
- ☆15Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- Next generation CGRA generator☆111Updated this week
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- Championship Value Prediction (CVP) simulator.☆16Updated 4 years ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago