sycuricon / MorFuzzLinks
Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
☆45Updated 6 months ago
Alternatives and similar repositories for MorFuzz
Users that are interested in MorFuzz are comparing it to the libraries listed below
Sorting:
- ☆98Updated last year
- ☆87Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated this week
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Updated 5 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆22Updated 9 months ago
- ☆16Updated 4 years ago
- Fuzz everything! Now let's fuzz chip!☆24Updated last week
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆61Updated 5 months ago
- ☆25Updated 2 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆45Updated 4 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆137Updated last year
- Code repository for Coppelia tool☆23Updated 5 years ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆21Updated 11 months ago
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated 2 months ago
- Security Test Benchmark for Computer Architectures☆21Updated last month
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆19Updated 2 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- Simple passes for CFG and DFG analysis☆45Updated 6 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Updated 3 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆29Updated 4 months ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆30Updated 7 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- ☆22Updated 5 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- HW interface for memory caches☆28Updated 5 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- ☆18Updated 3 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago