Alternatives and similar repositories for riscv-tests-am:

Users that are interested in riscv-tests-am are comparing it to the libraries listed below

• OSCPU / chisel-playground
  ☆57Updated 2 months ago
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 5 months ago
• OSCPU / ysyxSoC
  ☆78Updated last month
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆27Updated 9 months ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆46Updated 2 months ago
• OSCPU / ysyx-exam
  ☆20Updated last year
• OSCPU / yosys-sta
  ☆49Updated last month
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆133Updated 3 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆47Updated 2 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆46Updated last year
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated 11 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 8 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆131Updated last week
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆63Updated 2 months ago
• Clo91eaf / PUA-MIPS
  NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
  ☆10Updated 9 months ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆37Updated 2 weeks ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆32Updated last year
• fluctlight001 / Generic-Cache-Module
  适用于龙芯杯团队赛入门选手的应急cache模块
  ☆21Updated 10 months ago
• CherrySprings / CherrySprings
  ☆17Updated last year
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆14Updated 5 years ago
• xunqianxun / liguoqi-rv64-cpu
  RISC-V 64 CPU
  ☆10Updated 2 years ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆72Updated last year
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 10 months ago
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆49Updated 4 years ago
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆35Updated 7 months ago
• OpenXiangShan / GEM5
  ☆74Updated this week
• yuhanzhu612 / OSCPU
  我的一生一芯项目
  ☆16Updated 3 years ago
• RV-BOSC / OpenNoC
  ☆78Updated 2 weeks ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆122Updated 7 months ago