NJU-ProjectN / riscv-tests-amLinks
☆14Updated 5 months ago
Alternatives and similar repositories for riscv-tests-am
Users that are interested in riscv-tests-am are comparing it to the libraries listed below
Sorting:
- ☆67Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- Modern co-simulation framework for RISC-V CPUs☆166Updated last week
- ☆22Updated 2 years ago
- Run rocket-chip on FPGA☆77Updated 2 months ago
- The official website of One Student One Chip project.☆11Updated last month
- 体系结构研讨 + ysyx高阶大纲 (WIP☆193Updated last year
- ☆89Updated 2 months ago
- ☆70Updated 11 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- ☆64Updated 3 weeks ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- ☆91Updated 3 months ago
- ☆36Updated 5 months ago
- ☆160Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- Pick your favorite language to verify your chip.☆76Updated last week
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- CQU Dual Issue Machine☆38Updated last year
- CPU敏捷开发框架(龙芯杯2024)☆25Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Updated 4 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Updated 5 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last month
- A framework for building hardware verification platform using software method☆32Updated 3 weeks ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 10 months ago
- ☆21Updated 7 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Updated last year
- ☆30Updated 7 months ago
- 给NEMU移植Linux Kernel!☆22Updated 7 months ago