Alternatives and similar repositories for riscv-tests-am

Users that are interested in riscv-tests-am are comparing it to the libraries listed below

• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated 7 months ago
• MrAMS / NagiCore
  顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
  ☆20Updated 7 months ago
• Clo91eaf / PUA-MIPS
  NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
  ☆13Updated 2 months ago
• ysyx-ta / ysyx-summer-readings
  ☆66Updated 10 months ago
• OSCPU / chisel-playground
  ☆68Updated 4 months ago
• NoAXI / NoAXI-LoongArch-CPU
  Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.
  ☆17Updated 9 months ago
• OSCPU / yosys-sta
  ☆72Updated 2 months ago
• jaypiper / simulator
  ☆31Updated last week
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆51Updated 2 years ago
• MrAMS / Nagi
  基于difftest改进的CPU敏捷开发框架（龙芯杯2024）
  ☆17Updated 9 months ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆50Updated 2 weeks ago
• oscc-web / ysyx-website
  The official website of One Student One Chip project.
  ☆10Updated last week
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated 2 months ago
• CmdBlockZQG / rvcore-mini-linux
  Build mini linux for your own RISC-V emulator!
  ☆21Updated 9 months ago
• OSCPU / ysyxSoC
  ☆86Updated last month
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆27Updated last month
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆171Updated 8 months ago
• puckbee / moli
  ☆15Updated last week
• OSCPU / ysyx-exam
  ☆21Updated last year
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆147Updated this week
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆48Updated last year
• RISMicroDevices / RMM4NC30F2X
  Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022
  ☆11Updated 2 years ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆80Updated last year
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆24Updated last month
• fluctlight001 / Generic-Cache-Module
  适用于龙芯杯团队赛入门选手的应急cache模块
  ☆27Updated last year
• XS-MLVP / toffee
  A framework for building hardware verification platform using software method
  ☆20Updated 3 weeks ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• iFuProcessor / iFuCore
  ☆19Updated 10 months ago
• YSYX-OpenDoc / riscv-isa-manual
  ☆20Updated last month