A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
☆32Apr 13, 2025Updated 10 months ago
Alternatives and similar repositories for gtkwave-filter-process-RISC
Users that are interested in gtkwave-filter-process-RISC are comparing it to the libraries listed below
Sorting:
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated last year
- Build mini linux for your own RISC-V emulator!☆23Sep 11, 2024Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- ☆35Aug 22, 2023Updated 2 years ago
- ☆17Jun 24, 2024Updated last year
- ☆19Feb 12, 2026Updated 2 weeks ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- ☆36Jul 22, 2025Updated 7 months ago
- ☆22Aug 11, 2024Updated last year
- ☆66Aug 5, 2024Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 5 months ago
- ☆10Nov 12, 2019Updated 6 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- ☆30Jan 23, 2025Updated last year
- Modern co-simulation framework for RISC-V CPUs☆171Feb 20, 2026Updated last week
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated 3 weeks ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- ☆93Sep 30, 2025Updated 5 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆62Mar 6, 2024Updated last year
- My personal NUR repository☆11Feb 10, 2026Updated 2 weeks ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 4 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- Run wavedrom in typst☆18Apr 9, 2025Updated 10 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆41Aug 24, 2020Updated 5 years ago
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Jan 25, 2026Updated last month
- Simple library for decoding RISC-V instructions☆24Nov 19, 2025Updated 3 months ago