Vivado in GitLab-Runner for GitLab CI/CD
☆10Oct 27, 2022Updated 4 years ago
Alternatives and similar repositories for gitlab-runner-vivado
Users that are interested in gitlab-runner-vivado are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated 2 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆26Sep 11, 2024Updated 2 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆15Mar 29, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 4 years ago
- ☆24Apr 16, 2023Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 5 months ago
- Criticality-aware Framework for Modeling Computer Performance☆35Dec 15, 2024Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 9 months ago
- ☆13Oct 18, 2026Updated 2 weeks ago
- Recommended coding standard of Verilog and SystemVerilog.☆37Oct 21, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆85Oct 29, 2024Updated 2 years ago
- ☆21May 26, 2025Updated last year
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Apr 11, 2020Updated 6 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 10 months ago
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 3 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆28Mar 8, 2026Updated 7 months ago
- only display GPU☆10Mar 6, 2025Updated last year
- ☆91Updated this week
- Port of MIT's xv6 OS to 32 bit RISC V☆12Feb 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Jun 24, 2023Updated 3 years ago
- Embedded Development Framework for ECOS SoC Chip.☆18Oct 28, 2026Updated last week
- ☆68Aug 5, 2024Updated 2 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- ☆17Aug 26, 2025Updated last year
- ☆10Feb 6, 2026Updated 9 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 9 months ago
- Re-coded Xilinx primitives for Verilator use☆56Jun 24, 2025Updated last year
- Advanced Architecture Labs with CVA6☆84Jan 16, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Zircon CPU in 2024☆14Nov 21, 2025Updated 11 months ago
- ☆15Jul 28, 2026Updated 3 months ago
- ☆35Aug 22, 2023Updated 3 years ago
- ☆33Apr 10, 2026Updated 6 months ago
- http://wiki.vg/Protocol 中文翻译☆15Jan 26, 2015Updated 11 years ago
- Xiangshan deterministic workloads generator☆30Oct 14, 2026Updated 3 weeks ago