A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education and research.
☆121Oct 31, 2024Updated last year
Alternatives and similar repositories for cemu
Users that are interested in cemu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆53Mar 31, 2026Updated last month
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆89Aug 29, 2023Updated 2 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 4 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 3 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆38Mar 13, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- CQU Dual Issue Machine☆41Jun 23, 2024Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆48Jul 25, 2024Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated last year
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- 2022年龙芯杯个人赛 单发射110M（含icache）☆52Aug 22, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Aug 24, 2020Updated 5 years ago
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 2 months ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 6 years ago
- ☆35Aug 22, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 龙芯杯21个人赛作品☆36Sep 15, 2021Updated 4 years ago
- ☆31Apr 10, 2026Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆43Aug 24, 2020Updated 5 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated last month
- 重庆大学硬件综合设计课程实验文档☆43Jul 22, 2025Updated 10 months ago
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated last month
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆24Sep 14, 2024Updated last year
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 6 years ago
- ☆18Jun 24, 2024Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆53Dec 11, 2023Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆34Apr 13, 2025Updated last year
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago