cyyself / cemuLinks
A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education and research.
☆117Updated 9 months ago
Alternatives and similar repositories for cemu
Users that are interested in cemu are comparing it to the libraries listed below
Sorting:
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- ☆44Updated this week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- CQU Dual Issue Machine☆35Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 5 months ago
- ☆28Updated 6 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- ☆35Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆80Updated last year
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- ☆19Updated 11 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- Out-of-order CPU design. Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆19Updated 10 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆176Updated 9 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 4 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆12Updated 6 months ago
- ☆74Updated 9 months ago
- ☆35Updated 5 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆139Updated last year
- Xiangshan deterministic workloads generator☆20Updated 2 months ago
- The decoder library for jemu execution and web documentation☆54Updated last year