Alternatives and similar repositories for NPC_IDE

Users that are interested in NPC_IDE are comparing it to the libraries listed below

• OSCPU / archbench
  ☆11Updated last month
• oscc-web / ysyx-website
  The official website of One Student One Chip project.
  ☆11Updated last week
• Seeker0472 / ysyx-linux
  给NEMU移植Linux Kernel!
  ☆22Updated 7 months ago
• MrAMS / NagiCore
  顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
  ☆25Updated this week
• isnthzy / lightsss-chiplab
  本项目已被合并至官方Chiplab中
  ☆13Updated last year
• loongson-community / open-la500
  Mirror of https://gitee.com/loongson-edu/open-la500.git
  ☆22Updated last year
• arch-simulator-sig / chisel-env
  Basic chisel difftest environment for RTL design (WIP
  ☆20Updated 10 months ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆22Updated 10 months ago
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆23Updated 11 months ago
• chipsalliance / rvdecoderdb
  The Scala parser to parse riscv/riscv-opcodes generate
  ☆21Updated last week
• RISMicroDevices / CHIron
  Open-source AMBA CHI infrastructures (supporting Issue B, E.b)
  ☆33Updated last week
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆25Updated last year
• Tanggling / BOOMCore
  This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…
  ☆17Updated last year
• yu-yake2002 / ysyx-docker
  A docker image for One Student One Chip's debug exam
  ☆10Updated 2 years ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆32Updated 9 months ago
• Kumonda221-CrO3 / gitlab-runner-vivado
  Vivado in GitLab-Runner for GitLab CI/CD
  ☆10Updated 3 years ago
• YSYX-OpenDoc / riscv-isa-manual
  ☆21Updated 8 months ago
• MrAMS / Nagi
  CPU敏捷开发框架（龙芯杯2024）
  ☆25Updated last year
• MAdrid1011 / Zircon
  ☆30Updated last year
• isnthzy / nscscc2024-liangyi
  nscscc2024，HPU河南理工大学参赛作品，两仪处理器
  ☆11Updated last year
• OpenXiangShan / gsim
  ☆65Updated last month
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated 2 months ago
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆24Updated 8 months ago
• xunqianxun / liguoqi-rv64-cpu
  RISC-V 64 CPU
  ☆10Updated 3 months ago
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆38Updated last year
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆77Updated last week
• lizhirui / DreamCoreV2
  ☆22Updated 2 years ago
• CmdBlockZQG / rvcore-mini-linux
  Build mini linux for your own RISC-V emulator!
  ☆24Updated last year
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆44Updated 2 years ago
• arch-simulator-sig / simulator-paper
  ☆12Updated last year