oscc-ip / sdram
An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different manufacturers and models through parameter configuration.
☆17Updated last month
Alternatives and similar repositories for sdram:
Users that are interested in sdram are comparing it to the libraries listed below
- ☆27Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- ☆46Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- ☆27Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆53Updated 3 years ago
- ☆27Updated last month
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆41Updated 2 years ago
- ☆33Updated last month
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated last week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated this week
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- StateMover is a checkpoint-based debugging framework for FPGAs.☆19Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆33Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆16Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆26Updated 2 weeks ago
- ☆42Updated 2 weeks ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 8 months ago
- ☆18Updated 2 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆25Updated last week
- Modular Multi-ported SRAM-based Memory☆29Updated 6 months ago