oscc-ip / sdram
An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different manufacturers and models through parameter configuration.
☆14Updated last month
Related projects ⓘ
Alternatives and complementary repositories for sdram
- DUTH RISC-V Superscalar Microprocessor☆28Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- ☆25Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- ☆21Updated 2 months ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- ☆37Updated 5 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆11Updated 4 months ago
- Verilog behavioral description of various memories☆30Updated 2 years ago
- Chisel Cheatsheet☆31Updated last year
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆27Updated 4 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- PCI Express controller model☆46Updated 2 years ago
- ☆48Updated 3 years ago
- A tool for those who want to use Vivado's batch mode more easily☆15Updated 4 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 3 years ago
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆25Updated 10 months ago
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- ☆31Updated last month