oscc-ip / sdramLinks
An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different manufacturers and models through parameter configuration.
☆20Updated 5 months ago
Alternatives and similar repositories for sdram
Users that are interested in sdram are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- ☆29Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 7 months ago
- ☆33Updated 7 months ago
- ☆56Updated 6 years ago
- ☆67Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 4 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- ☆30Updated last month
- Advanced Architecture Labs with CVA6☆68Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- General Purpose AXI Direct Memory Access☆60Updated last year
- PCI Express controller model☆68Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago