Alternatives and similar repositories for espresso

Users that are interested in espresso are comparing it to the libraries listed below

• sequencer / arithmetic
  ☆33Updated 3 months ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆46Updated 8 months ago
• chipsalliance / playground
  chipyard in mill :P
  ☆78Updated last year
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆115Updated 3 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆64Updated 8 months ago
• chipsalliance / tilelink
  ☆32Updated 7 months ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆152Updated 8 months ago
• ucb-bar / chisel-gui
  A prototype GUI for chisel-development
  ☆52Updated 5 years ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆168Updated last year
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆20Updated 6 months ago
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆65Updated 2 months ago
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆33Updated 2 years ago
• openhwgroup / cv-hpdcache
  RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
  ☆86Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆142Updated last month
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆44Updated this week
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆42Updated this week
• chipsalliance / uvm-verilator
  ☆97Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆45Updated last week
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆80Updated last year
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆108Updated 4 years ago
• ucb-bar / sha3
  ☆81Updated last year
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆65Updated last year
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆101Updated last month
• freechipsproject / diagrammer
  Provides dot visualizations of chisel/firrtl circuits
  ☆120Updated 2 years ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆103Updated 2 months ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated 2 years ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 7 months ago
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆86Updated last month
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆58Updated this week