chipsalliance / espresso

Related projects ⓘ

Alternatives and complementary repositories for espresso

• sequencer / arithmetic
  ☆31Updated last month
• chipsalliance / tilelink
  ☆25Updated 9 months ago
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆60Updated 8 months ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆79Updated 7 months ago
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆31Updated last year
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆23Updated 3 weeks ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆142Updated last week
• chipsalliance / uvm-verilator
  ☆75Updated last year
• chipsalliance / diplomacy
  ☆16Updated 4 months ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆106Updated 2 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆55Updated 2 weeks ago
• riscv-boom / riscv-coremark
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆64Updated 4 months ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆54Updated this week
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆47Updated 2 years ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆140Updated 5 months ago
• chipsalliance / playground
  chipyard in mill :P
  ☆75Updated last year
• ucb-bar / chisel-gui
  A prototype GUI for chisel-development
  ☆52Updated 4 years ago
• esa-tu-darmstadt / SCAIE-V
  An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
  ☆12Updated 8 months ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆49Updated 10 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆111Updated last month
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 9 months ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year
• rahulk29 / sram22
  A configurable SRAM generator
  ☆40Updated this week
• sifive / block-inclusivecache-sifive
  ☆75Updated 2 years ago
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆106Updated 3 years ago
• Intensivate / learning-journey
  Chisel Learning Journey
  ☆107Updated last year
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated last year
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆32Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆51Updated last month