NoAXI / NoAXI-LoongArch-CPUView external linksLinks
Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛(龙芯杯)团队赛二等奖作品
☆22Sep 14, 2024Updated last year
Alternatives and similar repositories for NoAXI-LoongArch-CPU
Users that are interested in NoAXI-LoongArch-CPU are comparing it to the libraries listed below
Sorting:
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 10 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- ☆30Jan 23, 2025Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆22Jan 21, 2026Updated 3 weeks ago
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆11Aug 24, 2024Updated last year
- ☆36Jul 22, 2025Updated 6 months ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- ☆35Aug 22, 2023Updated 2 years ago
- ☆21May 26, 2025Updated 8 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆24Jan 2, 2025Updated last year
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- ☆32Jul 28, 2025Updated 6 months ago
- ☆15Apr 7, 2025Updated 10 months ago
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 9 months ago
- ☆71Feb 2, 2026Updated last week
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- CPU source code for NSCSCC 2023☆14Aug 26, 2023Updated 2 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Feb 4, 2026Updated last week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- Documentation for XiangShan Design☆42Feb 3, 2026Updated last week
- ☆14Nov 23, 2020Updated 5 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- ☆42Dec 5, 2025Updated 2 months ago
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 7 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- ☆17Jul 31, 2024Updated last year
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 8 months ago
- CPU敏捷开发框架(龙芯杯2024)☆25Sep 6, 2024Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated last month
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 2 months ago
- ☆22Aug 11, 2024Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated 11 months ago
- ☆29Jun 19, 2025Updated 7 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆194Oct 14, 2024Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year