NoAXI / NoAXI-LoongArch-CPULinks
Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛(龙芯杯)团队赛二等奖作品
☆21Updated last year
Alternatives and similar repositories for NoAXI-LoongArch-CPU
Users that are interested in NoAXI-LoongArch-CPU are comparing it to the libraries listed below
Sorting:
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 9 months ago
- ☆36Updated 5 months ago
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Updated last year
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆11Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 10 months ago
- ☆29Updated 11 months ago
- 本项目已被合并至官方Chiplab中☆13Updated last year
- ☆21Updated 7 months ago
- Documentation for XiangShan Design☆39Updated this week
- ☆64Updated 2 weeks ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆24Updated last month
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated 4 months ago
- ☆67Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated 3 weeks ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Updated last year
- 给NEMU移植Linux Kernel!☆22Updated 7 months ago
- ☆30Updated 6 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆193Updated last year
- ☆20Updated last year
- ☆35Updated 2 years ago
- Xiangshan deterministic workloads generator☆24Updated 7 months ago
- CPU敏捷开发框架(龙芯杯2024)☆25Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Updated 10 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- ☆11Updated 3 weeks ago
- A framework for ysyx flow☆13Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆19Updated last year