NoAXI / NoAXI-LoongArch-CPULinks
Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.
☆17Updated 9 months ago
Alternatives and similar repositories for NoAXI-LoongArch-CPU
Users that are interested in NoAXI-LoongArch-CPU are comparing it to the libraries listed below
Sorting:
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated 9 months ago
- ☆15Updated this week
- ☆26Updated 5 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆27Updated last year
- Documentation for XiangShan Design☆27Updated 3 weeks ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 3 months ago
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆10Updated 9 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- ☆20Updated 3 weeks ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 7 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 2 months ago
- ☆35Updated last year
- 给NEMU移植Linux Kernel!☆18Updated 3 weeks ago
- 基于difftest改进的CPU敏捷开发框架(龙芯杯2024)☆16Updated 9 months ago
- ☆31Updated last week
- ☆19Updated 10 months ago
- A framework for ysyx flow☆11Updated 7 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆12Updated 5 months ago
- ☆11Updated 4 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆17Updated 5 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated last week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- ☆66Updated 10 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆116Updated 7 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Basic chisel difftest environment for RTL design (WIP☆18Updated 3 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago