NoAXI / NoAXI-LoongArch-CPU
Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.
☆14Updated 6 months ago
Alternatives and similar repositories for NoAXI-LoongArch-CPU:
Users that are interested in NoAXI-LoongArch-CPU are comparing it to the libraries listed below
- 本项目已被合并至官方Chiplab中☆10Updated 2 months ago
- Build mini linux for your own RISC-V emulator!☆19Updated 6 months ago
- ☆17Updated last week
- The Scala parser to parse riscv/riscv-opcodes generate☆15Updated last week
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated 11 months ago
- Documentation for XiangShan Design☆20Updated this week
- ☆23Updated 2 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated last month
- ☆19Updated this week
- 适用于龙芯杯团队赛入门选手的应急cache模块☆24Updated last year
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 weeks ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆30Updated 11 months ago
- ☆11Updated last month
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 4 months ago
- Xiangshan deterministic workloads generator☆17Updated 3 weeks ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆13Updated 2 months ago
- 给NEMU移植Linux Kernel!☆14Updated last week
- ☆63Updated 7 months ago
- ☆34Updated last year
- This is an IDE for YSYX_NPC debuging☆11Updated 3 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆16Updated 2 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- The official website of One Student One Chip project.☆10Updated last month
- ☆18Updated this week
- ☆62Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 10 months ago
- ☆63Updated last month
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- a framework for building hardware verification platform using software method☆15Updated this week