Unofficial guide for ysyx students applying to ShanghaiTech University
☆23Feb 25, 2025Updated last year
Alternatives and similar repositories for ShanghaiTech-YSYX
Users that are interested in ShanghaiTech-YSYX are comparing it to the libraries listed below
Sorting:
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆11Dec 23, 2025Updated 2 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- ☆67Feb 26, 2026Updated last week
- ☆36Jul 22, 2025Updated 7 months ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- ☆29Jun 19, 2025Updated 8 months ago
- ☆30Jan 23, 2025Updated last year
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- ☆66Aug 5, 2024Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- ☆21May 26, 2025Updated 9 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Feb 26, 2026Updated last week
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- ☆22Nov 3, 2025Updated 4 months ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated 2 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 5 years ago
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated 3 weeks ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- ☆93Sep 30, 2025Updated 5 months ago
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆13May 31, 2024Updated last year
- jyy os enhanced☆13Jul 10, 2025Updated 7 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 2 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- ☆19Oct 6, 2025Updated 4 months ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆28Feb 10, 2026Updated 3 weeks ago
- My Neovim & TMUX & Terminal setup on Ubuntu 22.04 LTS for C/C++/Verilog/System Verilog Development☆16Feb 13, 2024Updated 2 years ago
- ☆17Mar 26, 2025Updated 11 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- QuardStar Tutorial is all you need !☆17Sep 11, 2024Updated last year
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago