ftppz / ShanghaiTech-YSYXLinks
Unofficial guide for ysyx students applying to ShanghaiTech University
☆23Updated 11 months ago
Alternatives and similar repositories for ShanghaiTech-YSYX
Users that are interested in ShanghaiTech-YSYX are comparing it to the libraries listed below
Sorting:
- The Scala parser to parse riscv/riscv-opcodes generate☆22Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Updated 10 months ago
- ☆36Updated 6 months ago
- "aura" my super-scalar O3 cpu core☆25Updated last year
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- ☆66Updated last year
- 本项目已被合并至官方Chiplab中☆13Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- ☆11Updated last month
- ☆30Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 2 months ago
- 给NEMU移植Linux Kernel!☆22Updated 8 months ago
- ☆65Updated last month
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- ☆21Updated 8 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- Documentation for XiangShan Design☆41Updated last week
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆24Updated last year
- This is an IDE for YSYX_NPC debuging☆12Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Updated last year
- Xiangshan deterministic workloads generator☆24Updated 8 months ago
- ☆92Updated 4 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- ☆29Updated 7 months ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆21Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆195Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Updated last week
- ☆71Updated this week