ftppz / ShanghaiTech-YSYXLinks
Unofficial guide for ysyx students applying to ShanghaiTech University
☆21Updated 3 months ago
Alternatives and similar repositories for ShanghaiTech-YSYX
Users that are interested in ShanghaiTech-YSYX are comparing it to the libraries listed below
Sorting:
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 2 months ago
- ☆15Updated this week
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated last week
- Build mini linux for your own RISC-V emulator!☆21Updated 9 months ago
- 给NEMU移植Linux Kernel!☆18Updated 3 weeks ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 3 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆17Updated 5 months ago
- ☆11Updated 4 months ago
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆17Updated 9 months ago
- ☆26Updated 5 months ago
- This is an IDE for YSYX_NPC debuging☆12Updated 6 months ago
- ☆20Updated 3 weeks ago
- ☆66Updated 10 months ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆10Updated 9 months ago
- ☆72Updated 2 months ago
- ☆31Updated last week
- Documentation for XiangShan Design☆27Updated 3 weeks ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆27Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 7 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 5 months ago
- A framework for building hardware verification platform using software method☆20Updated 2 weeks ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- ☆86Updated last month
- ☆35Updated last year
- ☆29Updated last week