yizishun / ysyx-frameworkLinks
A framework for ysyx flow
☆11Updated 7 months ago
Alternatives and similar repositories for ysyx-framework
Users that are interested in ysyx-framework are comparing it to the libraries listed below
Sorting:
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆14Updated 9 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆66Updated 10 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated 9 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆20Updated 7 months ago
- ☆86Updated last month
- A RISC-V RV32I ISA Single Cycle CPU☆24Updated last month
- ☆15Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 2 years ago
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆17Updated 9 months ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 6 years ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆14Updated 10 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆27Updated last year
- Documentation for XiangShan Design☆27Updated 3 weeks ago
- ☆29Updated this week
- Basic chisel difftest environment for RTL design (WIP☆18Updated 3 months ago
- ☆68Updated 4 months ago
- ☆72Updated 2 months ago
- ☆68Updated 2 years ago
- ☆20Updated 3 weeks ago
- ☆38Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆24Updated 2 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- ☆14Updated 5 months ago
- ☆18Updated 2 years ago
- Pick your favorite language to verify your chip.☆50Updated last week