A framework for ysyx flow
☆14Oct 31, 2024Updated last year
Alternatives and similar repositories for ysyx-framework
Users that are interested in ysyx-framework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 一生一芯RISCV处理器核代码仓库（包括相关工具）☆16Sep 11, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- The User Guide of XiangShan.☆22Updated this week
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Points, splines, and planes corresponding to real-world geographic information are generated in the UE5 engine by using GeoJSON data☆16Mar 11, 2026Updated 5 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 7 months ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated last year
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- ☆72Aug 16, 2026Updated 2 weeks ago
- ☆16May 6, 2026Updated 3 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆26May 22, 2025Updated last year
- ☆25Nov 14, 2023Updated 2 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆35May 4, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A tool to parse the obsidian syntax to vuepress☆12Aug 15, 2023Updated 3 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Aug 25, 2026Updated last week
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- A framework for building hardware verification platform using software method☆40Apr 19, 2026Updated 4 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- ☆26Apr 17, 2026Updated 4 months ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated 2 years ago
- ☆45Updated this week
- ☆17Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V 64 CPU☆10Oct 4, 2025Updated 11 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆217Oct 14, 2024Updated last year
- ☆16Jan 18, 2025Updated last year
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- A setup for debugging command-line applications on the Windows Subsystem for Linux with VS Code.☆13Apr 1, 2020Updated 6 years ago
- ☆39Jul 22, 2025Updated last year
- ☆16Nov 5, 2024Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated last month
- ☆126Jul 2, 2022Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated 2 years ago
- 基4booth乘法器设计与验证☆15Apr 28, 2024Updated 2 years ago
- 个人博客 随缘更新 请勿期待QAQ☆12Jul 13, 2026Updated last month
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago