A framework for ysyx flow
☆13Oct 31, 2024Updated last year
Alternatives and similar repositories for ysyx-framework
Users that are interested in ysyx-framework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 一生一芯RISCV处理器核代码仓库（包括相关工具）☆15Sep 11, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 2 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆71Feb 2, 2026Updated last month
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- ☆36Jul 22, 2025Updated 8 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆25May 22, 2025Updated 10 months ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆35Jul 17, 2022Updated 3 years ago
- ☆25Nov 14, 2023Updated 2 years ago
- ☆16Mar 19, 2026Updated last week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A tool to parse the obsidian syntax to vuepress☆11Aug 15, 2023Updated 2 years ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 11 months ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 3 years ago
- ☆44Dec 5, 2025Updated 3 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆204Oct 14, 2024Updated last year
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- ☆13Nov 5, 2024Updated last year
- RISC-V 64 CPU☆10Oct 4, 2025Updated 5 months ago
- A setup for debugging command-line applications on the Windows Subsystem for Linux with VS Code.☆13Apr 1, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- ☆16Jan 18, 2025Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆67Updated this week
- Unity引擎C++接口 | Unity Engine C++ API | Mono/il2cpp | 支持 Windows, Android, Linux, IOS, HarmonyOS | Game Cheat | 游戏作弊☆41Jan 20, 2026Updated 2 months ago
- ☆14Aug 10, 2023Updated 2 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- ☆127Jul 2, 2022Updated 3 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆19Jun 12, 2025Updated 9 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated last year
- 基4booth乘法器设计与验证☆15Apr 28, 2024Updated last year
- Enable VS Code Server and Remote SSH on FreeBSD☆26Dec 28, 2025Updated 2 months ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21May 27, 2024Updated last year
- My solutions to the assignments of CMU 10-714 Deep Learning Systems 2022☆45Mar 22, 2024Updated 2 years ago