A framework for ysyx flow
☆14Oct 31, 2024Updated last year
Alternatives and similar repositories for ysyx-framework
Users that are interested in ysyx-framework are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 一生一芯RISCV处理器核代码仓库（包括相关工具）☆16Sep 11, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- ☆15Mar 9, 2026Updated last month
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated 3 months ago
- ☆71Feb 2, 2026Updated 3 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆29May 4, 2025Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆24Sep 14, 2024Updated last year
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated last year
- ☆38Jul 22, 2025Updated 9 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆26May 22, 2025Updated 11 months ago
- ☆25Nov 14, 2023Updated 2 years ago
- ☆17Apr 30, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A tool to parse the obsidian syntax to vuepress☆12Aug 15, 2023Updated 2 years ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated last year
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated last week
- ☆44Dec 5, 2025Updated 5 months ago
- CMake based hardware build system☆38Apr 24, 2026Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆209Oct 14, 2024Updated last year
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Nov 5, 2024Updated last year
- A setup for debugging command-line applications on the Windows Subsystem for Linux with VS Code.☆13Apr 1, 2020Updated 6 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 months ago
- ☆16Jan 18, 2025Updated last year
- ☆15Aug 10, 2023Updated 2 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆68Apr 29, 2026Updated last week
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- ☆128Jul 2, 2022Updated 3 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog hardware abstraction library☆50Apr 23, 2026Updated 2 weeks ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆20Jun 12, 2025Updated 10 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated last year
- 基4booth乘法器设计与验证☆15Apr 28, 2024Updated 2 years ago
- Unity引擎C++接口 | Unity Engine C++ API | Mono/il2cpp | 支持 Windows, Android, Linux, IOS, HarmonyOS | Game Cheat | 游戏作弊☆44Jan 20, 2026Updated 3 months ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year