yizishun / ysyx-framework
A framework for ysyx flow
☆11Updated 6 months ago
Alternatives and similar repositories for ysyx-framework:
Users that are interested in ysyx-framework are comparing it to the libraries listed below
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆14Updated 7 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 5 months ago
- ☆66Updated 9 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- ☆86Updated this week
- Documentation for XiangShan Design☆24Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 weeks ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- ☆63Updated 2 weeks ago
- Build mini linux for your own RISC-V emulator!☆19Updated 7 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 5 years ago
- ☆21Updated last month
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated last year
- Second Prize in NSCSCC 2024. Developed by team NoAXI from Hangzhou Dianzi University.☆16Updated 7 months ago
- Pick your favorite language to verify your chip.☆49Updated last week
- 适用于龙芯杯团队赛入门选手的应急cache模块☆26Updated last year
- ☆12Updated 3 months ago
- ☆64Updated 3 months ago
- 一生一芯项目☆13Updated last year
- ☆17Updated last month
- ☆18Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆17Updated 4 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆52Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 6 months ago
- ☆18Updated 8 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆155Updated 6 months ago
- ☆35Updated last year