isnthzy / lightsss-chiplabLinks
本项目已被合并至官方Chiplab中
☆12Updated 6 months ago
Alternatives and similar repositories for lightsss-chiplab
Users that are interested in lightsss-chiplab are comparing it to the libraries listed below
Sorting:
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- This is an IDE for YSYX_NPC debuging☆12Updated 7 months ago
- ☆11Updated 5 months ago
- Xiangshan deterministic workloads generator☆19Updated 2 months ago
- Reasoning LLMs optimized for Chisel code generation☆17Updated 3 weeks ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 4 months ago
- A framework for building hardware verification platform using software method☆20Updated last month
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 6 months ago
- Pick your favorite language to verify your chip.☆51Updated this week
- 给NEMU移植Linux Kernel!☆18Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆10Updated 10 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated this week
- ☆20Updated last month
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last month
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆22Updated 7 months ago
- ☆27Updated 5 months ago
- ☆15Updated last week
- ☆22Updated 2 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 4 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 9 months ago
- ☆39Updated this week
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆35Updated this week
- 基于difftest改进的CPU敏捷开发框架(龙芯杯2024)☆21Updated 10 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 8 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- CQU Dual Issue Machine☆35Updated last year