isnthzy / lightsss-chiplab
本项目已被合并至官方Chiplab中
☆11Updated 2 weeks ago
Alternatives and similar repositories for lightsss-chiplab:
Users that are interested in lightsss-chiplab are comparing it to the libraries listed below
- ☆23Updated last week
- ☆11Updated last month
- Unofficial guide for ysyx students applying to ShanghaiTech University☆20Updated 6 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆27Updated 9 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 11 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆12Updated this week
- "aura" my super-scalar O3 cpu core☆24Updated 8 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆21Updated 10 months ago
- Basic chisel difftest environment for RTL design (WIP☆15Updated 6 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆14Updated 4 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆10Updated 9 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 10 months ago
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 2 months ago
- ☆15Updated 5 months ago
- ☆11Updated 7 months ago
- ☆32Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆18Updated 5 months ago
- CQU Dual Issue Machine☆35Updated 7 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 6 months ago
- ☆61Updated 5 months ago
- ☆57Updated 2 months ago
- Pick your favorite language to verify your chip.☆37Updated 2 weeks ago
- ☆21Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆72Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- ☆78Updated last month
- ☆49Updated last month