Alternatives and similar repositories for chisel-formal-verification

Users that are interested in chisel-formal-verification are comparing it to the libraries listed below

• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆16Updated 6 months ago
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆24Updated last month
• iscas-tis / CHA
  ☆19Updated last year
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆33Updated 4 months ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• pku-liang / Hestia
  ☆17Updated 9 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆53Updated 3 weeks ago
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆63Updated this week
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆22Updated 9 months ago
• pku-liang / ksim
  ☆52Updated 11 months ago
• efeslab / hardware-bugbase
  ☆20Updated last year
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆12Updated 4 years ago
• euphoric-hardware / rtl-simulation-reading
  ☆18Updated last month
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 2 months ago
• chipsalliance / espresso
  ☆41Updated 3 weeks ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆51Updated this week
• lshpku / gem5-runahead
  Implementing the Precise Runahead (HPCA'20) in gem5
  ☆13Updated 2 years ago
• CMU-SAFARI / Pythia-HDL
  Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …
  ☆17Updated 4 years ago
• OpenXiangShan / gsim
  ☆64Updated 2 months ago
• Kumonda221-CrO3 / gitlab-runner-vivado
  Vivado in GitLab-Runner for GitLab CI/CD
  ☆10Updated 3 years ago
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆38Updated last year
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 5 months ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆76Updated this week
• sequencer / arithmetic
  ☆33Updated 9 months ago
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆34Updated 11 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆32Updated 11 months ago
• Seeker0472 / ysyx-linux
  给NEMU移植Linux Kernel!
  ☆21Updated 6 months ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last month
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆24Updated 7 months ago