Alternatives and similar repositories for chisel-formal-verification

Users that are interested in chisel-formal-verification are comparing it to the libraries listed below

• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆14Updated 4 months ago
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆21Updated 3 weeks ago
• iscas-tis / CHA
  ☆19Updated last year
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆30Updated last month
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆54Updated this week
• pku-liang / ksim
  ☆46Updated 8 months ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆34Updated 3 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆46Updated last week
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 3 months ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆21Updated 6 months ago
• sequencer / arithmetic
  ☆33Updated 6 months ago
• euphoric-hardware / rtl-simulation-reading
  ☆17Updated 3 months ago
• pku-liang / Hestia
  ☆17Updated 6 months ago
• chipsalliance / espresso
  ☆40Updated 3 months ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆67Updated last month
• efeslab / hardware-bugbase
  ☆19Updated last year
• OpenXiangShan / gsim
  ☆55Updated last month
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆12Updated 4 years ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆34Updated last year
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 10 months ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• observerw / ChiseLLM
  Reasoning LLMs optimized for Chisel code generation
  ☆20Updated 3 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆26Updated 8 months ago
• chipsalliance / playground
  chipyard in mill :P
  ☆78Updated last year
• lshpku / gem5-runahead
  Implementing the Precise Runahead (HPCA'20) in gem5
  ☆12Updated 2 years ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆30Updated 6 months ago
• XS-MLVP / toffee
  A framework for building hardware verification platform using software method
  ☆28Updated last month
• CMU-SAFARI / Pythia-HDL
  Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …
  ☆17Updated 3 years ago
• NSCSCC-2022-TJU / ChiselMIPS
  第六届龙芯杯混元形意太极门战队作品
  ☆18Updated 3 years ago