Alternatives and similar repositories for chisel-formal-verification

Users that are interested in chisel-formal-verification are comparing it to the libraries listed below

• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆15Updated 6 months ago
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆24Updated 3 weeks ago
• iscas-tis / CHA
  ☆19Updated last year
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆32Updated 3 months ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆52Updated 3 weeks ago
• pku-liang / ksim
  ☆50Updated 10 months ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆36Updated 3 years ago
• pku-liang / Hestia
  ☆17Updated 8 months ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated this week
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆75Updated last week
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆21Updated 8 months ago
• efeslab / hardware-bugbase
  ☆20Updated last year
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆12Updated 4 years ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated last month
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆58Updated this week
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 4 months ago
• observerw / ChiseLLM
  Reasoning LLMs optimized for Chisel code generation
  ☆21Updated 5 months ago
• euphoric-hardware / rtl-simulation-reading
  ☆18Updated 3 weeks ago
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆34Updated 10 months ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆24Updated 5 years ago
• chipsalliance / espresso
  ☆41Updated 5 months ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆74Updated 3 weeks ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆50Updated this week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• OpenXiangShan / gsim
  ☆63Updated last month
• Kumonda221-CrO3 / gitlab-runner-vivado
  Vivado in GitLab-Runner for GitLab CI/CD
  ☆10Updated 3 years ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last week
• sequencer / arithmetic
  ☆33Updated 8 months ago