Formal verification tools for Chisel and RISC-V
☆15Mar 29, 2026Updated 7 months ago
Alternatives and similar repositories for chisel-formal-verification
Users that are interested in chisel-formal-verification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆22Oct 10, 2026Updated 3 weeks ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- ☆18Jul 12, 2024Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Sep 8, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆10Sep 29, 2024Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 5 years ago
- Certify Model Checking Witnesses in AIGER☆14Oct 16, 2026Updated 2 weeks ago
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- Craft your EDA toolchain with GRH IR☆21Updated this week
- Our repository for NSCSCC☆21Feb 22, 2025Updated last year
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆14Nov 2, 2023Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆58Updated this week
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated 3 weeks ago
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆10May 21, 2021Updated 5 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- Hardware Formal Verification Tool☆125Oct 26, 2026Updated last week
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆55Mar 3, 2024Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- ☆15Dec 6, 2023Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆30Sep 3, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- ☆20Oct 2, 2026Updated last month
- The HW-CBMC and EBMC Model Checkers for Verilog☆117Updated this week
- A framework for building hardware verification platform using software method☆41Updated this week