Formal verification tools for Chisel and RISC-V
☆13Jul 2, 2024Updated last year
Alternatives and similar repositories for chisel-formal-verification
Users that are interested in chisel-formal-verification are comparing it to the libraries listed below
Sorting:
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last month
- ☆19Jul 12, 2024Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Our repository for NSCSCC☆19Feb 22, 2025Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆45Mar 3, 2024Updated 2 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 4 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated last month
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 8 months ago
- ☆19Jan 2, 2026Updated 2 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- ☆21Aug 23, 2021Updated 4 years ago
- ☆22Nov 3, 2025Updated 4 months ago
- UEFI framebuffer driver for macOS☆32Mar 24, 2024Updated last year
- Nix linter based on libnixf☆31Sep 21, 2025Updated 5 months ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- RISC-V Formal Verification Framework☆182Updated this week
- The source code to the Voss II Hardware Verification Suite☆56Feb 16, 2026Updated 2 weeks ago
- Hardware Formal Verification Tool☆88Updated this week
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆42May 29, 2025Updated 9 months ago
- RISC-V Security Model☆34Updated this week
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- This as an implementation of Ultralytics YOLO for flying object detection.☆12Apr 16, 2024Updated last year
- ☆12Jul 3, 2018Updated 7 years ago
- vscode-drawio增强版，提供代码跳转功能☆10Feb 20, 2025Updated last year
- DKMS package for various Phytium/飞腾 off-tree modules (tested with D2000/8)☆12Sep 30, 2023Updated 2 years ago
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- A logic synthesis tool☆84Sep 8, 2025Updated 5 months ago