Alternatives and similar repositories for chisel-formal-verification

Users that are interested in chisel-formal-verification are comparing it to the libraries listed below

• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆18Updated last week
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆24Updated last month
• iscas-tis / CHA
  ☆19Updated last year
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆35Updated 2 weeks ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆13Updated 5 years ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆22Updated last week
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆57Updated last week
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆37Updated 2 months ago
• pku-liang / ksim
  ☆52Updated last year
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• chipsalliance / espresso
  ☆42Updated 2 months ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆87Updated this week
• xinpian-tech / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆65Updated last week
• efeslab / hardware-bugbase
  ☆20Updated last year
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated 2 years ago
• euphoric-hardware / rtl-simulation-reading
  ☆18Updated last month
• pku-liang / Hestia
  ☆17Updated 10 months ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆47Updated this week
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆52Updated last week
• sequencer / arithmetic
  ☆33Updated 10 months ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆36Updated 4 years ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 3 months ago
• observerw / ChiseLLM
  Reasoning LLMs optimized for Chisel code generation
  ☆23Updated 7 months ago
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆21Updated 2 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆24Updated 5 years ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆33Updated last year
• MaxXSoft / Bossa
  BOOM's Simulation Accelerator.
  ☆13Updated 4 years ago
• XS-MLVP / toffee
  A framework for building hardware verification platform using software method
  ☆32Updated last month
• OpenXiangShan / gsim
  ☆65Updated last month