Alternatives and similar repositories for chisel-formal-verification:

Users that are interested in chisel-formal-verification are comparing it to the libraries listed below

• iscas-tis / CHA
  ☆17Updated 7 months ago
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆14Updated last month
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆27Updated last week
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆32Updated 3 years ago
• sequencer / zaozi
  The experimental work to rewrite Chisel in pure Scala 3 and the Panama Project
  ☆24Updated this week
• sequencer / arithmetic
  ☆32Updated this week
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆18Updated this week
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated last month
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 2 years ago
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆25Updated last month
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆18Updated last year
• pku-liang / ksim
  ☆39Updated last month
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆30Updated 10 months ago
• pku-liang / hestia
  ☆12Updated last month
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆23Updated last year
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆35Updated this week
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆24Updated 3 weeks ago
• euphoric-hardware / simcommand
  SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
  ☆14Updated last year
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated 11 months ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆19Updated this week
• efeslab / asplos22-hardware-debugging-artifact
  ☆11Updated 8 months ago
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆11Updated 4 years ago
• chipsalliance / diplomacy
  ☆18Updated 7 months ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆29Updated 2 months ago
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆10Updated 10 months ago
• yamak / axi-nodes
  ☆19Updated 2 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆40Updated last week