☆21May 26, 2025Updated 9 months ago
Alternatives and similar repositories for riscv-isa-manual
Users that are interested in riscv-isa-manual are comparing it to the libraries listed below
Sorting:
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- ☆36Jul 22, 2025Updated 7 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 3 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- ☆11Dec 23, 2025Updated 2 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- ☆29Jun 19, 2025Updated 8 months ago
- ☆52Jan 16, 2025Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Python超星尔雅学习通小工具-答题助手☆15Oct 12, 2023Updated 2 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- ☆20Updated this week
- ☆22Apr 16, 2023Updated 2 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 8 months ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Jan 25, 2026Updated last month
- ☆67Updated this week
- ☆22Nov 3, 2025Updated 4 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 2 weeks ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- ☆30Jan 23, 2025Updated last year
- ☆24Nov 14, 2023Updated 2 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- 关于移植模型至gemmini的文档☆33May 4, 2022Updated 3 years ago
- ☆12Aug 12, 2022Updated 3 years ago