Alternatives and similar repositories for ORAssistant

Users that are interested in ORAssistant are comparing it to the libraries listed below

• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆46Updated last year
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆32Updated 4 years ago
• ABKGroup / PROBE3.0
  ☆50Updated last year
• ASU-VDA-Lab / ASP-DAC24-Tutorial
  This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024
  ☆54Updated last year
• NVlabs / CircuitOps
  ☆97Updated 7 months ago
• NVlabs / INSTA
  ☆95Updated 7 months ago
• The-OpenROAD-Project / asap5
  ☆38Updated 2 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆61Updated last year
• DfX-NYUAD / GNN-RE
  GNN-RE datasets for circuit recognition
  ☆56Updated 2 years ago
• Yu-Maryland / Verilog-to-PyG
  ☆30Updated last year
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆91Updated 9 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆80Updated 2 months ago
• CODA-Team / AnalogGym
  ☆74Updated 3 months ago
• IntelLabs / FloorSet
  ☆79Updated last month
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆61Updated 7 months ago
• pkuzjx / eda-collection
  ☆109Updated 6 years ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆141Updated 6 months ago
• ABKGroup / RosettaStone
  ☆33Updated 3 years ago
• ASU-VDA-Lab / MLCAD25-Contest-Scripts-Benchmarks
  ☆16Updated 3 months ago
• Ravenslofty / librecell
  ☆26Updated 4 years ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆50Updated 5 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆64Updated 2 years ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆66Updated 8 months ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator
  SMT-based-STDCELL-Layout-Generator
  ☆18Updated 4 years ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆88Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆59Updated 2 weeks ago
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆37Updated last year
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
  ☆75Updated 6 months ago
• aolofsson / IDEA
  ☆33Updated 6 years ago
• PKU-IDEA / SymDetect
  Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
  ☆16Updated 2 years ago