jinwookjungs / open_design_flow
OpenDesign Flow Database
☆16Updated 6 years ago
Alternatives and similar repositories for open_design_flow:
Users that are interested in open_design_flow are comparing it to the libraries listed below
- ☆34Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 4 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆17Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆52Updated 4 months ago
- DATC RDF☆49Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 5 years ago
- ☆25Updated 11 months ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated last month
- ☆25Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- ☆43Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated 2 years ago
- SMT-based-STDCELL-Layout-Generator☆17Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆101Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- ☆43Updated 11 months ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆25Updated 4 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- EDA physical synthesis optimization kit☆51Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Mirror of Synopsys's Liberty parser library☆20Updated 6 years ago