jinwookjungs/open_design_flow external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

jinwookjungs/open_design_flow

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/jinwookjungs/open_design_flow)

Close

jinwookjungs / open_design_flowView on GitHubMore

• External links
• Readme badge

OpenDesign Flow Database

☆17Oct 31, 2018Updated 7 years ago

Alternatives and similar repositories for open_design_flow

Users that are interested in open_design_flow are comparing it to the libraries listed below

• xprova / netlist-graph

  View on GitHub
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆15Jan 9, 2017Updated 9 years ago
• ieee-ceda-datc / RDF-2019

  View on GitHub
  DATC RDF
  ☆49Jul 31, 2020Updated 5 years ago
• ABKGroup / RosettaStone

  View on GitHub
  ☆33Aug 23, 2022Updated 3 years ago
• masc-ucsc / anubis

  View on GitHub
  The ANUBIS benchmark suite for Incremental Synthesis
  ☆12Dec 15, 2020Updated 5 years ago
• jinwookjungs / datc_robust_design_flow

  View on GitHub
  DATC Robust Design Flow.
  ☆35Jan 21, 2020Updated 6 years ago
• mcci-catena / catena-riscv32-fpga

  View on GitHub
  RISC-V 32-bit core for MCCI Catena 4710
  ☆10Jul 31, 2019Updated 6 years ago
• ACESLabUCSD / TinyGarbleCircuitSynthesis

  View on GitHub
  Circuit Synthesis for Yao's Garbled Circuit by TinyGarble
  ☆11Sep 25, 2020Updated 5 years ago
• liangrj2014 / ISPD25_contest

  View on GitHub
  ☆10Apr 8, 2025Updated 10 months ago
• webfpga / verilog

  View on GitHub
  Verilog Examples and WebFPGA Standard Library
  ☆11Nov 25, 2019Updated 6 years ago
• EDAPack / edapack

  View on GitHub
  Provides a packaged collection of open source EDA tools
  ☆12Apr 14, 2019Updated 6 years ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest

  View on GitHub
  ☆31Oct 12, 2023Updated 2 years ago
• CTSRD-CHERI / RVBS

  View on GitHub
  RISC-V BSV Specification
  ☆23Jan 18, 2020Updated 6 years ago
• jinwookjungs / lefdef_util

  View on GitHub
  A LEF/DEF Utility.
  ☆34Aug 15, 2019Updated 6 years ago
• ASU-VDA-Lab / MLCAD25-Contest-Scripts-Benchmarks

  View on GitHub
  ☆16Oct 9, 2025Updated 4 months ago
• whitequark / icefloorplan

  View on GitHub
  iCE40 floorplan viewer
  ☆24Jun 23, 2018Updated 7 years ago
• xobs / coriolis

  View on GitHub
  An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.
  ☆10Aug 31, 2018Updated 7 years ago
• nvdla / simple_cpu

  View on GitHub
  NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)
  ☆22Aug 23, 2018Updated 7 years ago
• drom / icedrom

  View on GitHub
  FPGA config visualized. demo:
  ☆20Mar 17, 2020Updated 5 years ago
• TimingPredict / Dataset

  View on GitHub
  Timing prediction dataset download and instructions.
  ☆17Jun 7, 2023Updated 2 years ago
• The-OpenROAD-Project-Attic / Resizer

  View on GitHub
  ☆15Oct 24, 2019Updated 6 years ago
• phanrahan / mantle

  View on GitHub
  mantle library
  ☆44Dec 20, 2022Updated 3 years ago
• ycunxi / FLowGen-CNNs-DAC18

  View on GitHub
  ☆16May 11, 2018Updated 7 years ago
• YosysHQ / yosys-tests

  View on GitHub
  Collection of test cases for Yosys
  ☆17Jan 4, 2022Updated 4 years ago
• y-t-bot / opensea-instant-outbidder-bidding-bot

  View on GitHub
  Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…
  ☆100Jan 17, 2023Updated 3 years ago
• StanfordAHA / lassen

  View on GitHub
  The PE for the second generation CGRA (garnet).
  ☆18Feb 22, 2026Updated last week
• rsnikhil / Bluespec_BSV_Formal_Semantics

  View on GitHub
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Jul 17, 2016Updated 9 years ago
• Kuree / cgra_pnr

  View on GitHub
  Fast PnR toolchain for CGRA
  ☆18Jul 26, 2024Updated last year
• aolofsson / POSH

  View on GitHub
  ☆44Jan 26, 2020Updated 6 years ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator

  View on GitHub
  SMT-based-STDCELL-Layout-Generator
  ☆18Sep 30, 2021Updated 4 years ago
• m-labs / nmigen-stdio

  View on GitHub
  Industry standard I/O for nMigen
  ☆12Apr 23, 2020Updated 5 years ago
• sanggido / OpenDP

  View on GitHub
  Open Source Detailed Placement engine
  ☆40Nov 27, 2019Updated 6 years ago
• chengyinwu / V3

  View on GitHub
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Sep 14, 2022Updated 3 years ago
• liangrj2014 / ISPD24_contest

  View on GitHub
  ☆20Jan 13, 2025Updated last year
• Nic30 / hwtHls

  View on GitHub
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆27Jan 21, 2026Updated last month
• foshardware / lsc

  View on GitHub
  Libre Silicon Compiler
  ☆22Apr 13, 2021Updated 4 years ago
• YosysHQ / yosys-bigsim

  View on GitHub
  A collection of big designs to run post-synthesis simulations with yosys
  ☆51Oct 27, 2015Updated 10 years ago
• TimingPredict / TimingPredict

  View on GitHub
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆90Aug 22, 2024Updated last year
• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• gsomlo / yoloRISC

  View on GitHub
  A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga
  ☆26Aug 23, 2019Updated 6 years ago