jinwookjungs / open_design_flow
OpenDesign Flow Database
☆16Updated 6 years ago
Alternatives and similar repositories for open_design_flow
Users that are interested in open_design_flow are comparing it to the libraries listed below
Sorting:
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆33Updated 5 years ago
- DATC RDF☆50Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 5 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆17Updated 4 years ago
- SMT-based-STDCELL-Layout-Generator☆17Updated 3 years ago
- ☆44Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆31Updated 3 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆20Updated 3 years ago
- ☆18Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- EDA physical synthesis optimization kit☆54Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- An infrastructure for integrated EDA☆40Updated last year
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆13Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- A LEF/DEF Utility.☆28Updated 5 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 4 years ago