jinwookjungs / open_design_flowLinks
OpenDesign Flow Database
☆16Updated 6 years ago
Alternatives and similar repositories for open_design_flow
Users that are interested in open_design_flow are comparing it to the libraries listed below
Sorting:
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- DATC RDF☆51Updated 4 years ago
- ☆33Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- ☆44Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆34Updated 4 months ago
- ☆31Updated 2 years ago
- A LEF/DEF Utility.☆30Updated 5 years ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆24Updated last year
- EDA physical synthesis optimization kit☆57Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Mirror of Synopsys's Liberty parser library☆21Updated 6 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated this week
- ☆44Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- ☆18Updated 11 months ago
- ☆24Updated 4 years ago