iEDA water-drop training initiative
☆13Sep 10, 2024Updated last year
Alternatives and similar repositories for iTraining
Users that are interested in iTraining are comparing it to the libraries listed below
Sorting:
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- COMS 超大规模集成电路设计书籍☆31May 12, 2022Updated 3 years ago
- ☆30Jan 23, 2025Updated last year
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Dec 24, 2025Updated 2 months ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 3 months ago
- ☆43Nov 28, 2022Updated 3 years ago
- SAT solvers from Knuth's The Art of Computer Programming, Vol. 4B☆10Jan 5, 2026Updated last month
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆14Feb 8, 2024Updated 2 years ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated last month
- ☆14Feb 3, 2025Updated last year
- ☆14Jul 19, 2024Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Graph-based neural tactic prediction models for Coq.☆15Sep 17, 2025Updated 5 months ago
- A Lean implementation of Interaction Trees☆15Jan 13, 2025Updated last year
- [IJCAI'23] Speeding Up Multi-Objective Hyperparameter Optimization by Task Similarity-Based Meta-Learning for the Tree-Structured Parzen …☆10Mar 9, 2024Updated last year
- Steiner Shallow-Light Tree for VLSI Routing☆62Jul 11, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- ☆67Updated this week
- ☆20Dec 16, 2025Updated 2 months ago
- Example of a full DC synthesis script for a simple design☆13Feb 25, 2019Updated 7 years ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- ☆15Jun 30, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- MLIR+EqSat☆25Jan 10, 2026Updated last month
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- cadence flow for genus and innovus with UPF added.☆16Jul 3, 2021Updated 4 years ago
- A basic SAT solver implementation for the Logics in Informatics course☆10Mar 8, 2015Updated 10 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated 3 weeks ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- ☆16Jul 2, 2025Updated 7 months ago
- A scalable FeFET compact model☆20Apr 21, 2022Updated 3 years ago