iEDA water-drop training initiative
☆14Sep 10, 2024Updated last year
Alternatives and similar repositories for iTraining
Users that are interested in iTraining are comparing it to the libraries listed below
Sorting:
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- COMS 超大规模集成电路设计书籍☆32May 12, 2022Updated 3 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆14Feb 8, 2024Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- ☆43Nov 28, 2022Updated 3 years ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 3 years ago
- Official PyTorch implementation of "The Devil is in the Details: Boosting Guided Depth Super-Resolution via Rethinking Cross-Modal Alignm…☆20Dec 9, 2024Updated last year
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- ☆14Jul 19, 2024Updated last year
- Steiner Shallow-Light Tree for VLSI Routing☆63Jul 11, 2024Updated last year
- ☆30Jan 23, 2025Updated last year
- Heterogeneous Programming☆18Apr 24, 2023Updated 2 years ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 10 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A simple SAT solver that implements the DPLL algorithm with unit resolution☆47Sep 10, 2019Updated 6 years ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 2 months ago
- A basic SAT solver implementation for the Logics in Informatics course☆10Mar 8, 2015Updated 11 years ago
- 一个基于Arduino的魔方复原机器人，使用Python结合Machine Learning和OpenCV。☆16Aug 5, 2021Updated 4 years ago
- ☆97Jun 26, 2019Updated 6 years ago
- My personal NUR repository☆11Updated this week
- SAT solvers from Knuth's The Art of Computer Programming, Vol. 4B☆10Jan 5, 2026Updated 2 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 5 months ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- A scalable FeFET compact model☆21Apr 21, 2022Updated 3 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- 研究生培养 发展等 科研☆24Jul 10, 2023Updated 2 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- ☆67Mar 3, 2026Updated 2 weeks ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆67Mar 14, 2026Updated last week
- cadence flow for genus and innovus with UPF added.☆16Jul 3, 2021Updated 4 years ago
- A free standard cell library for SDDS-NCL circuits☆29Mar 3, 2023Updated 3 years ago
- OpenROAD's Chatbot Assistant☆37Updated this week
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆41Dec 24, 2025Updated 2 months ago