Gate-level timing estimation toolkit
☆25Apr 11, 2022Updated 4 years ago
Alternatives and similar repositories for UTH-Timer
Users that are interested in UTH-Timer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 4 years ago
- ☆31Dec 8, 2025Updated 9 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆28Feb 24, 2026Updated 6 months ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆11Aug 19, 2024Updated 2 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆716Dec 26, 2025Updated 8 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆22May 2, 2026Updated 4 months ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- EDA physical synthesis optimization kit☆69Nov 13, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆98Aug 22, 2024Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆198May 19, 2025Updated last year
- ☆36Apr 22, 2026Updated 4 months ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆548Jul 9, 2026Updated 2 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆31Oct 17, 2020Updated 5 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆26Jan 27, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆32Feb 25, 2022Updated 4 years ago
- ☆34Dec 16, 2021Updated 4 years ago
- ☆43Nov 28, 2022Updated 3 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- Tiny Tapeout 06☆19Nov 15, 2025Updated 10 months ago
- The Python implementation of Tradaboost classifier and regressor☆14May 6, 2018Updated 8 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OpenSTA engine☆619Updated this week
- ☆22Oct 5, 2024Updated last year
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Effective CNN based capacitance models for parasitic extraction (ICCAD'21, TODAES 2023)☆13Apr 9, 2026Updated 5 months ago
- Characterizer☆39Aug 26, 2026Updated 3 weeks ago
- DATC RDF☆49Jul 31, 2020Updated 6 years ago
- ☆13Jul 3, 2020Updated 6 years ago