Alternatives and similar repositories for UTH-Timer

Users that are interested in UTH-Timer are comparing it to the libraries listed below

• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆91Updated 8 months ago
• geochrist / dctk
  Delay Calculation ToolKit
  ☆32Updated 3 years ago
• NVlabs / INSTA
  ☆90Updated 6 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆75Updated last month
• IntelLabs / FloorSet
  ☆77Updated this week
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆94Updated 5 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆97Updated last month
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆18Updated 5 years ago
• ABKGroup / RosettaStone
  ☆32Updated 3 years ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆59Updated 7 months ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆108Updated last year
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆50Updated 5 years ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆75Updated 6 months ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆189Updated 7 months ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆17Updated 7 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆60Updated 11 months ago
• pkuzjx / eda-collection
  ☆108Updated 6 years ago
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆60Updated 6 months ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆111Updated 2 months ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆59Updated 5 years ago
• NVlabs / CircuitOps
  ☆97Updated 6 months ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆36Updated 5 years ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆61Updated 7 months ago
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆33Updated 6 years ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆32Updated 4 years ago
• Ravenslofty / librecell
  ☆26Updated 4 years ago
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆31Updated 2 years ago
• ABKGroup / PROBE3.0
  ☆49Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated 3 weeks ago
• ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
  ☆24Updated last year