digaryfa / UTH-TimerLinks
Gate-level timing estimation toolkit
☆23Updated 3 years ago
Alternatives and similar repositories for UTH-Timer
Users that are interested in UTH-Timer are comparing it to the libraries listed below
Sorting:
- Delay Calculation ToolKit☆32Updated 3 years ago
- ☆84Updated last month
- UCSD Detailed Router☆90Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 2 weeks ago
- ☆74Updated last month
- ☆51Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- GPU-based logic synthesis tool☆86Updated last month
- ☆45Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 3 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆47Updated last month
- The first version of TritonPart☆28Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆54Updated 6 months ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆88Updated last month
- ☆105Updated 5 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆151Updated 3 months ago
- IDEA project source files☆107Updated 9 months ago
- ☆25Updated 4 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆133Updated last month
- EDA physical synthesis optimization kit☆60Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 2 months ago
- ☆18Updated 8 months ago
- ☆78Updated this week
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 4 years ago
- ☆31Updated 3 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆41Updated last month