Gate-level timing estimation toolkit
☆25Apr 11, 2022Updated 4 years ago
Alternatives and similar repositories for UTH-Timer
Users that are interested in UTH-Timer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- ☆26Dec 8, 2025Updated 4 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆11Feb 11, 2021Updated 5 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 4 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆15Feb 8, 2024Updated 2 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year
- EDA physical synthesis optimization kit☆66Nov 13, 2023Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆93Aug 22, 2024Updated last year
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆196May 19, 2025Updated 11 months ago
- ☆37Apr 22, 2026Updated last week
- An open-source EDA infrastructure and tools from netlist to GDS☆503Mar 11, 2026Updated last month
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆65Apr 18, 2026Updated 2 weeks ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆29Oct 17, 2020Updated 5 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- ☆33Dec 16, 2021Updated 4 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenSTA engine☆574Apr 23, 2026Updated last week
- The Python implementation of Tradaboost classifier and regressor☆15May 6, 2018Updated 7 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆21Nov 9, 2025Updated 5 months ago
- UnOfficial Gradio Repo for ICML 2024 paper "Executable Code Actions Elicit Better LLM Agents" by Xingyao Wang, Yangyi Chen, Lifan Yuan, Y…☆16Sep 30, 2024Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆51May 21, 2025Updated 11 months ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Tiny Tapeout 06☆16Nov 15, 2025Updated 5 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆33Feb 25, 2022Updated 4 years ago
- ☆43Nov 28, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- ☆21Oct 5, 2024Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- Effective CNN based capacitance models for parasitic extraction (ICCAD'21, TODAES 2023)☆12Apr 9, 2026Updated 3 weeks ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago