digaryfa / UTH-TimerLinks
Gate-level timing estimation toolkit
☆23Updated 3 years ago
Alternatives and similar repositories for UTH-Timer
Users that are interested in UTH-Timer are comparing it to the libraries listed below
Sorting:
- Delay Calculation ToolKit☆31Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- ☆24Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- ☆72Updated 5 months ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- ☆25Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 9 months ago
- ☆52Updated last week
- DATC RDF☆51Updated 4 years ago
- ☆33Updated 5 years ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 3 years ago
- ☆31Updated 3 years ago
- A LEF/DEF Utility.☆30Updated 5 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- ☆18Updated 6 months ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- ☆44Updated last year
- ☆31Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Power grid analysis☆19Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- EDA physical synthesis optimization kit☆57Updated last year