Gate-level timing estimation toolkit
☆25Apr 11, 2022Updated 3 years ago
Alternatives and similar repositories for UTH-Timer
Users that are interested in UTH-Timer are comparing it to the libraries listed below
Sorting:
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- ☆25Dec 8, 2025Updated 3 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated 3 weeks ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆691Dec 26, 2025Updated 2 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆14Feb 8, 2024Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆92Aug 22, 2024Updated last year
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 10 months ago
- ☆36Mar 12, 2026Updated last week
- An open-source EDA infrastructure and tools from netlist to GDS☆491Mar 11, 2026Updated last week
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆63Jun 14, 2025Updated 9 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆29Oct 17, 2020Updated 5 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- ☆33Dec 16, 2021Updated 4 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- OpenSTA engine☆555Updated this week
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆46May 21, 2025Updated 10 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- The Python implementation of Tradaboost classifier and regressor☆15May 6, 2018Updated 7 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Tiny Tapeout 06☆15Nov 15, 2025Updated 4 months ago
- 基于原版命运石之门手机amadeus软件重制的pc端软件，实现了基础的对话功能和表情切换☆19Mar 11, 2026Updated last week
- ☆43Nov 28, 2022Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- ☆11Aug 26, 2023Updated 2 years ago
- ☆24Jul 16, 2025Updated 8 months ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆31Sep 19, 2025Updated 6 months ago
- Variants of the Kaczmarz algorithm for solving linear systems in Python.☆13Sep 4, 2025Updated 6 months ago