digaryfa / UTH-Timer
Gate-level timing estimation toolkit
☆17Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for UTH-Timer
- Delay Calculation ToolKit☆26Updated 2 years ago
- ☆50Updated 3 weeks ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- ☆29Updated 4 years ago
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- ☆22Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆20Updated 5 months ago
- ☆36Updated 7 months ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- EDA wiki☆50Updated last year
- ILP SAT Detailed Router☆11Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆51Updated 2 years ago
- GPU-based logic synthesis tool☆68Updated 4 months ago
- UCSD Detailed Router☆79Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆47Updated this week
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆17Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆39Updated 4 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆76Updated 3 weeks ago
- DATC RDF☆48Updated 4 years ago
- A Design Rule Checker with GPU Acceleration☆43Updated last year
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆32Updated 4 months ago
- ☆39Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆10Updated 8 years ago
- Interchange formats for chip design.☆27Updated 3 months ago