Gate-level timing estimation toolkit
☆25Apr 11, 2022Updated 4 years ago
Alternatives and similar repositories for UTH-Timer
Users that are interested in UTH-Timer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- ☆27Dec 8, 2025Updated 7 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆26Feb 24, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆707Dec 26, 2025Updated 6 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 2 months ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- EDA physical synthesis optimization kit☆68Nov 13, 2023Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆96Aug 22, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆197May 19, 2025Updated last year
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆525Jul 9, 2026Updated last week
- 中南大学-科学计算与程序应用课程资料（包括作业、上机实践、课程设计）☆10Dec 15, 2023Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆30Oct 17, 2020Updated 5 years ago
- 中南大学-算法与数据结构课程实验参考☆10Aug 25, 2023Updated 2 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆25Jan 27, 2023Updated 3 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆32Feb 25, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆34Dec 16, 2021Updated 4 years ago
- ☆43Nov 28, 2022Updated 3 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- Tiny Tapeout 06☆16Nov 15, 2025Updated 8 months ago
- A program set in Hunan University which used as OPC(Optical Proximity Correction)☆14Mar 16, 2019Updated 7 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- The Python implementation of Tradaboost classifier and regressor☆14May 6, 2018Updated 8 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- OpenSTA engine☆594Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- ☆22Oct 5, 2024Updated last year
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Characterizer☆38Jun 26, 2026Updated 3 weeks ago
- Effective CNN based capacitance models for parasitic extraction (ICCAD'21, TODAES 2023)☆13Apr 9, 2026Updated 3 months ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- A free standard cell library for SDDS-NCL circuits☆29Mar 3, 2023Updated 3 years ago