NTU-LaDS-II / FAN_ATPGLinks
FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
☆96Updated 3 months ago
Alternatives and similar repositories for FAN_ATPG
Users that are interested in FAN_ATPG are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- IDEA project source files☆108Updated 2 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆159Updated 6 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- ☆88Updated 4 months ago
- ☆201Updated 7 months ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆82Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆26Updated 4 years ago
- ☆106Updated 5 years ago
- ☆23Updated last year
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- ☆77Updated 4 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- EDA physical synthesis optimization kit☆62Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- DATC RDF☆50Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- ☆178Updated 4 years ago
- ☆23Updated 11 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆44Updated last year
- ☆47Updated last year
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago