NTU-LaDS-II / FAN_ATPG
FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
☆84Updated last year
Alternatives and similar repositories for FAN_ATPG:
Users that are interested in FAN_ATPG are comparing it to the libraries listed below
- Introductory course into static timing analysis (STA).☆88Updated 4 months ago
- ☆139Updated last week
- reference block design for the ASAP7nm library in Cadence Innovus☆39Updated 9 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆166Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆49Updated 4 months ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated 2 months ago
- IDEA project source files☆104Updated 4 months ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆78Updated 10 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆25Updated last week
- ☆62Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆100Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆43Updated 6 months ago
- ☆41Updated 11 months ago
- ☆41Updated 6 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆22Updated 9 months ago
- Some useful documents of Synopsys☆67Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆138Updated last month
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆94Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆124Updated 7 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- A Standalone Structural Verilog Parser☆89Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆93Updated 4 years ago