NTU-LaDS-II / FAN_ATPGLinks
FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
☆90Updated last year
Alternatives and similar repositories for FAN_ATPG
Users that are interested in FAN_ATPG are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆81Updated last year
- IDEA project source files☆106Updated 6 months ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- ☆166Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆145Updated last month
- ☆42Updated 8 months ago
- ☆24Updated 4 years ago
- ☆44Updated last year
- EPFL logic synthesis benchmarks☆192Updated 2 weeks ago
- EDA physical synthesis optimization kit☆57Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆135Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- ☆70Updated this week
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- ☆22Updated 11 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆54Updated 3 weeks ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆28Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆102Updated 4 years ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆10Updated 2 weeks ago