NTU-LaDS-II / FAN_ATPGView external linksLinks
FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
☆107Jul 2, 2025Updated 7 months ago
Alternatives and similar repositories for FAN_ATPG
Users that are interested in FAN_ATPG are comparing it to the libraries listed below
Sorting:
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆87May 7, 2024Updated last year
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 2 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- A complete open-source design-for-testing (DFT) Solution☆179Aug 30, 2025Updated 5 months ago
- SAT-based ATPG using TG-Pro model☆19Jun 5, 2018Updated 7 years ago
- Problems and Results of IWLS 2023 Programming Contest☆16Apr 12, 2025Updated 10 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- An automatic test pattern generation (ATPG) and fault simulation system.☆12Sep 9, 2019Updated 6 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- An advanced header-only exact synthesis library☆31Nov 24, 2022Updated 3 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- An open-source quantum automatic test generator.☆15Jun 9, 2025Updated 8 months ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated 2 weeks ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 8 years ago
- A C++ -based STIL parser.☆12Apr 29, 2021Updated 4 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆62Jan 13, 2025Updated last year
- ☆14Jan 3, 2018Updated 8 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 8 months ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- A logic synthesis tool☆84Sep 8, 2025Updated 5 months ago
- C++ Implementation of reduced order binary decision diagram data structure☆13Nov 11, 2015Updated 10 years ago
- ☆30Apr 23, 2024Updated last year
- Logic circuit analysis and optimization☆45Feb 2, 2026Updated 2 weeks ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆77Jan 15, 2026Updated last month
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆564Updated this week
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- C++ header-only exact synthesis library☆17Jan 18, 2023Updated 3 years ago
- Logic Synthesis and Verification: Programming Assignments☆15Dec 28, 2025Updated last month
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 6 months ago
- A circuit toolkit☆107Feb 23, 2020Updated 5 years ago
- EPFL logic synthesis benchmarks☆227Nov 18, 2025Updated 3 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated last month
- Problems and Results of IWLS 2022 Programming Contest☆21Apr 12, 2025Updated 10 months ago