NTU-LaDS-II / FAN_ATPGLinks
FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
☆92Updated 2 weeks ago
Alternatives and similar repositories for FAN_ATPG
Users that are interested in FAN_ATPG are comparing it to the libraries listed below
Sorting:
- ☆174Updated 4 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆83Updated last year
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆46Updated last year
- IDEA project source files☆107Updated 8 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆22Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆150Updated 2 months ago
- ☆76Updated this week
- ☆76Updated 3 weeks ago
- EDA wiki☆129Updated 3 months ago
- ☆105Updated 5 years ago
- EPFL logic synthesis benchmarks☆201Updated last month
- ☆25Updated 4 years ago
- ☆73Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Introductory course into static timing analysis (STA).☆94Updated last week
- A logic synthesis tool☆74Updated last week
- ☆43Updated 10 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆171Updated last month
- A Standalone Structural Verilog Parser☆93Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆30Updated 3 weeks ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago