FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
☆115Jul 2, 2025Updated 11 months ago
Alternatives and similar repositories for FAN_ATPG
Users that are interested in FAN_ATPG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆93May 7, 2024Updated 2 years ago
- An automatic test pattern generation (ATPG) and fault simulation system.☆12Sep 9, 2019Updated 6 years ago
- SAT-based ATPG using TG-Pro model☆20Jun 5, 2018Updated 8 years ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 8 years ago
- Problems and Results of IWLS 2023 Programming Contest☆17Apr 12, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A complete open-source design-for-testing (DFT) Solution☆194Aug 30, 2025Updated 9 months ago
- GPU-based logic synthesis tool☆105Mar 31, 2026Updated 2 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Logic circuit analysis and optimization☆50Feb 2, 2026Updated 4 months ago
- Optimized Circuit Generation for Secure Multiparty Computation☆12Nov 25, 2019Updated 6 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆17Nov 8, 2016Updated 9 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆90Jan 15, 2026Updated 5 months ago
- An advanced header-only exact synthesis library☆32Nov 24, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Automatic Test Pattern Generation using PODEM algorithm☆15May 12, 2014Updated 12 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆76Apr 30, 2026Updated last month
- ☆19Dec 21, 2020Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆41Mar 20, 2026Updated 3 months ago
- A logic synthesis tool☆90Apr 20, 2026Updated 2 months ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- IDEA project source files☆114Apr 15, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- C++ header-only exact synthesis library☆19Jan 18, 2023Updated 3 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆44Apr 10, 2026Updated 2 months ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 6 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆150Jul 23, 2025Updated 11 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆72May 29, 2025Updated last year
- C++ Implementation of reduced order binary decision diagram data structure☆13Nov 11, 2015Updated 10 years ago
- KaHyPar (Karlsruhe Hypergraph Partitioning) is a multilevel hypergraph partitioning framework providing direct k-way and recursive bisect…☆523Mar 7, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆13Dec 5, 2019Updated 6 years ago
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- ☆17Feb 9, 2022Updated 4 years ago
- EPFL logic synthesis benchmarks☆257May 6, 2026Updated last month
- ☆23Mar 13, 2023Updated 3 years ago
- A circuit-based Boolean satisfiability (SAT) solver☆19Jan 12, 2026Updated 5 months ago
- ☆31Apr 23, 2024Updated 2 years ago